Datasheet AD7942 (Analog Devices) - 4
| 制造商 | Analog Devices |
| 描述 | 14-Bit, 250 kSPS PulSAR , Pseudo Differential ADC in MSOP/LFCSP |
| 页数 / 页 | 25 / 4 — Data Sheet. AD7942. SPECIFICATIONS. Table 2. Parameter Conditions. Min. … |
| 修订版 | C |
| 文件格式/大小 | PDF / 467 Kb |
| 文件语言 | 英语 |
Data Sheet. AD7942. SPECIFICATIONS. Table 2. Parameter Conditions. Min. Typ. Max. Unit
该数据表的模型线
文件文字版本
link to page 15 link to page 5 link to page 5 link to page 5 link to page 5
Data Sheet AD7942 SPECIFICATIONS
VDD = 2.3 V to 5.5 V, VIO = 2.3 V to VDD, VREF = VDD, TA = –40°C to +85°C, unless otherwise noted.
Table 2. Parameter Conditions Min Typ Max Unit
RESOLUTION 14 Bits ANALOG INPUT Voltage Range IN+ − IN− 0 VREF V Absolute Input Voltage IN+ −0.1 VDD + 0.1 V IN− −0.1 +0.1 V Analog Input CMRR fIN = 250 kHz 65 dB Leakage Current TA = 25°C, acquisition phase 1 nA Input Impedance See the Analog Input section ACCURACY No Missing Codes 14 Bits Differential Linearity Error −0.7 ±0.3 +0.7 LSB1 Integral Linearity Error −1 ±0.4 +1 LSB Transition Noise VREF = VDD = 5 V 0.33 LSB Gain Error2, TMIN to TMAX ±0.7 ±6 LSB Gain Error Temperature Drift ±1 ppm/°C Offset Error2, TMIN to TMAX VDD = 4.5 V to 5.5 V ±0.45 ±3 mV VDD = 2.3 V to 4.5 V ±0.75 ±4.5 mV Offset Temperature Drift ±2.5 ppm/°C Power Supply Sensitivity VDD = 5 V ± 5% ±0.1 LSB THROUGHPUT Conversion Rate VDD = 4.5 V to 5.5 V 0 250 kSPS VDD = 2.3 V to 4.5 V 0 200 kSPS Transient Response Full-scale step 1.8 μs AC ACCURACY Signal-to-Noise Ratio (SNR) fIN = 20 kHz, VREF = 5 V 84.5 85 dB3 fIN = 20 kHz, VREF = 2.5 V 84 dB Spurious-Free Dynamic Range (SFDR) fIN = 20 kHz −100 dB Total Harmonic Distortion (THD) fIN = 20 kHz −100 dB Signal-to-Noise and Distortion Ratio (SINAD) fIN = 20 kHz, VREF = 5 V 83 85 dB fIN = 20 kHz, VREF = 5 V, −60 dB input 25 dB fIN = 20 kHz, VREF = 2.5 V 84 dB REFERENCE Voltage Range 0.5 VDD + 0.3 V Load Current 250 kSPS, VREF = 5 V 50 μA SAMPLING DYNAMICS −3 dB Input Bandwidth 2 MHz Aperture Delay VDD = 5 V 2.5 ns DIGITAL INPUTS Logic Levels VIL –0.3 +0.3 × VIO V VIH 0.7 × VIO VIO + 0.3 V IIL −1 +1 μA IIH −1 +1 μA Rev. C | Page 3 of 24 Document Outline Features Applications Application Diagram General Description Table of Contents Revision History Specifications Timing Specifications Timing Diagrams Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Terminology Theory of Operation Circuit Information Converter Operation Transfer Functions Typical Connection Diagram Analog Input Driver Amplifier Choice Voltage Reference Input Power Supply Supplying the ADC from the Reference Digital Interface /CS Mode 3-Wire Without Busy Indicator /CS Mode 3-Wire with Busy Indicator /CS Mode 4-Wire Without Busy Indicator /CS Mode 4-Wire with Busy Indicator Chain Mode Without Busy Indicator Chain Mode with Busy Indicator Application Hints Layout Evaluating the Performance of AD7942 Outline Dimensions Ordering Guide
Data Sheet AD7942 SPECIFICATIONS
VDD = 2.3 V to 5.5 V, VIO = 2.3 V to VDD, VREF = VDD, TA = –40°C to +85°C, unless otherwise noted.
Table 2. Parameter Conditions Min Typ Max Unit
RESOLUTION 14 Bits ANALOG INPUT Voltage Range IN+ − IN− 0 VREF V Absolute Input Voltage IN+ −0.1 VDD + 0.1 V IN− −0.1 +0.1 V Analog Input CMRR fIN = 250 kHz 65 dB Leakage Current TA = 25°C, acquisition phase 1 nA Input Impedance See the Analog Input section ACCURACY No Missing Codes 14 Bits Differential Linearity Error −0.7 ±0.3 +0.7 LSB1 Integral Linearity Error −1 ±0.4 +1 LSB Transition Noise VREF = VDD = 5 V 0.33 LSB Gain Error2, TMIN to TMAX ±0.7 ±6 LSB Gain Error Temperature Drift ±1 ppm/°C Offset Error2, TMIN to TMAX VDD = 4.5 V to 5.5 V ±0.45 ±3 mV VDD = 2.3 V to 4.5 V ±0.75 ±4.5 mV Offset Temperature Drift ±2.5 ppm/°C Power Supply Sensitivity VDD = 5 V ± 5% ±0.1 LSB THROUGHPUT Conversion Rate VDD = 4.5 V to 5.5 V 0 250 kSPS VDD = 2.3 V to 4.5 V 0 200 kSPS Transient Response Full-scale step 1.8 μs AC ACCURACY Signal-to-Noise Ratio (SNR) fIN = 20 kHz, VREF = 5 V 84.5 85 dB3 fIN = 20 kHz, VREF = 2.5 V 84 dB Spurious-Free Dynamic Range (SFDR) fIN = 20 kHz −100 dB Total Harmonic Distortion (THD) fIN = 20 kHz −100 dB Signal-to-Noise and Distortion Ratio (SINAD) fIN = 20 kHz, VREF = 5 V 83 85 dB fIN = 20 kHz, VREF = 5 V, −60 dB input 25 dB fIN = 20 kHz, VREF = 2.5 V 84 dB REFERENCE Voltage Range 0.5 VDD + 0.3 V Load Current 250 kSPS, VREF = 5 V 50 μA SAMPLING DYNAMICS −3 dB Input Bandwidth 2 MHz Aperture Delay VDD = 5 V 2.5 ns DIGITAL INPUTS Logic Levels VIL –0.3 +0.3 × VIO V VIH 0.7 × VIO VIO + 0.3 V IIL −1 +1 μA IIH −1 +1 μA Rev. C | Page 3 of 24 Document Outline Features Applications Application Diagram General Description Table of Contents Revision History Specifications Timing Specifications Timing Diagrams Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Terminology Theory of Operation Circuit Information Converter Operation Transfer Functions Typical Connection Diagram Analog Input Driver Amplifier Choice Voltage Reference Input Power Supply Supplying the ADC from the Reference Digital Interface /CS Mode 3-Wire Without Busy Indicator /CS Mode 3-Wire with Busy Indicator /CS Mode 4-Wire Without Busy Indicator /CS Mode 4-Wire with Busy Indicator Chain Mode Without Busy Indicator Chain Mode with Busy Indicator Application Hints Layout Evaluating the Performance of AD7942 Outline Dimensions Ordering Guide