Datasheet AD7910, AD7920 (Analog Devices) - 3
| 制造商 | Analog Devices |
| 描述 | 250 kSPS, 12- Bit ADC in 6 Lead SC70 |
| 页数 / 页 | 24 / 3 — AD7910/AD7920. SPECIFICATIONS AD7910. Table 1. Parameter1. A Grade1, 2. … |
| 修订版 | C |
| 文件格式/大小 | PDF / 498 Kb |
| 文件语言 | 英语 |
AD7910/AD7920. SPECIFICATIONS AD7910. Table 1. Parameter1. A Grade1, 2. Unit. Test Conditions/Comments
该数据表的模型线
文件文字版本
link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4
AD7910/AD7920 SPECIFICATIONS AD7910
VDD = 2.35 V to 5.25 V, fSCLK = 5 MHz, fSAMPLE = 250 kSPS, TA = TMIN to TMAX, unless otherwise noted.
Table 1. Parameter1 A Grade1, 2 Unit Test Conditions/Comments
DYNAMIC PERFORMANCE fIN = 100 kHz sine wave Signal-to-Noise + Distortion (SINAD)3 61 dB min Total Harmonic Distortion (THD)3 −72 dB max Peak Harmonic or Spurious Noise (SFDR)3 −73 dB max Intermodulation Distortion (IMD)3 Second-Order Terms −82 dB typ fa = 100.73 kHz, fb = 90.7 kHz Third-Order Terms −82 dB typ fa = 100.73 kHz, fb = 90.7 kHz Aperture Delay 10 ns typ Aperture Jitter 30 ps typ Full Power Bandwidth 13.5 MHz typ @ 3 dB 2 MHz typ @ 0.1 dB DC ACCURACY Resolution 10 Bits Integral Nonlinearity ±0.5 LSB max Differential Nonlinearity ±0.5 LSB max Guaranteed no missed codes to 10 bits Offset Error3, 4 ±1 LSB max Gain Error3, 4 ±1 LSB max Total Unadjusted Error (TUE)3, 4 ±1.2 LSB max ANALOG INPUT Input Voltage Ranges 0 to VDD V DC Leakage Current ±0.5 μA max Input Capacitance 20 pF typ Track-and-hold in track, 6 pF typ when in hold LOGIC INPUTS Input High Voltage, VINH 2.4 V min Input Low Voltage, VINL 0.8 V max VDD = 5 V 0.4 V max VDD = 3 V Input Current, IIN, SCLK Pin ± 0.5 μA max Typically 10 nA, VIN = 0 V or VDD Input Current, IIN, CS Pin ± 10 nA typ Input Capacitance, C 5 IN 5 pF max LOGIC OUTPUTS Output High Voltage, VOH VDD − 0.2 V min ISOURCE = 200 μA, VDD = 2.35 V to 5.25 V Output Low Voltage, VOL 0.4 V max ISINK = 200 μA Floating-State Leakage Current ±1 μA max Floating-State Output Capacitance5 5 pF max Output Coding Straight (natural) binary CONVERSION RATE Conversion Time 2.8 μs max 14 SCLK cycles with SCLK at 5 MHz Track-and-Hold Acquisition Time3 250 ns max Throughput Rate 250 kSPS max POWER REQUIREMENTS VDD 2.35/5.25 V min/max IDD Digital I/Ps = 0 V or VDD Normal Mode (Static) 2.5 mA typ VDD = 4.75 V to 5.25 V, SCLK on or off 1.2 mA typ VDD = 2.35 V to 3.6 V, SCLK on or off Normal Mode (Operational) 3 mA max VDD = 4.75 V to 5.25 V, fSAMPLE = 250 kSPS 1.4 mA max VDD = 2.35 V to 3.6 V, fSAMPLE = 250 kSPS Full Power-Down Mode 1 μA max Typically 50 nA Rev. C | Page 3 of 24 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS SPECIFICATIONS AD7910 AD7920 TIMING SPECIFICATIONS TIMING EXAMPLES TIMING EXAMPLE 1 TIMING EXAMPLE 2 ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY CIRCUIT INFORMATION CONVERTER OPERATION ADC TRANSFER FUNCTION TYPICAL CONNECTION DIAGRAM ANALOG INPUT DIGITAL INPUTS MODES OF OPERATION NORMAL MODE POWER-DOWN MODE POWER-UP TIME POWER VS. THROUGHPUT RATE SERIAL INTERFACE MICROPROCESSOR INTERFACING AD7910/AD7920 TO TMS320C541 INTERFACE AD7910/AD7920 TO ADSP-218x AD7910/AD7920 TO DSP563xx INTERFACE APPLICATION HINTS GROUNDING AND LAYOUT EVALUATING PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE
AD7910/AD7920 SPECIFICATIONS AD7910
VDD = 2.35 V to 5.25 V, fSCLK = 5 MHz, fSAMPLE = 250 kSPS, TA = TMIN to TMAX, unless otherwise noted.
Table 1. Parameter1 A Grade1, 2 Unit Test Conditions/Comments
DYNAMIC PERFORMANCE fIN = 100 kHz sine wave Signal-to-Noise + Distortion (SINAD)3 61 dB min Total Harmonic Distortion (THD)3 −72 dB max Peak Harmonic or Spurious Noise (SFDR)3 −73 dB max Intermodulation Distortion (IMD)3 Second-Order Terms −82 dB typ fa = 100.73 kHz, fb = 90.7 kHz Third-Order Terms −82 dB typ fa = 100.73 kHz, fb = 90.7 kHz Aperture Delay 10 ns typ Aperture Jitter 30 ps typ Full Power Bandwidth 13.5 MHz typ @ 3 dB 2 MHz typ @ 0.1 dB DC ACCURACY Resolution 10 Bits Integral Nonlinearity ±0.5 LSB max Differential Nonlinearity ±0.5 LSB max Guaranteed no missed codes to 10 bits Offset Error3, 4 ±1 LSB max Gain Error3, 4 ±1 LSB max Total Unadjusted Error (TUE)3, 4 ±1.2 LSB max ANALOG INPUT Input Voltage Ranges 0 to VDD V DC Leakage Current ±0.5 μA max Input Capacitance 20 pF typ Track-and-hold in track, 6 pF typ when in hold LOGIC INPUTS Input High Voltage, VINH 2.4 V min Input Low Voltage, VINL 0.8 V max VDD = 5 V 0.4 V max VDD = 3 V Input Current, IIN, SCLK Pin ± 0.5 μA max Typically 10 nA, VIN = 0 V or VDD Input Current, IIN, CS Pin ± 10 nA typ Input Capacitance, C 5 IN 5 pF max LOGIC OUTPUTS Output High Voltage, VOH VDD − 0.2 V min ISOURCE = 200 μA, VDD = 2.35 V to 5.25 V Output Low Voltage, VOL 0.4 V max ISINK = 200 μA Floating-State Leakage Current ±1 μA max Floating-State Output Capacitance5 5 pF max Output Coding Straight (natural) binary CONVERSION RATE Conversion Time 2.8 μs max 14 SCLK cycles with SCLK at 5 MHz Track-and-Hold Acquisition Time3 250 ns max Throughput Rate 250 kSPS max POWER REQUIREMENTS VDD 2.35/5.25 V min/max IDD Digital I/Ps = 0 V or VDD Normal Mode (Static) 2.5 mA typ VDD = 4.75 V to 5.25 V, SCLK on or off 1.2 mA typ VDD = 2.35 V to 3.6 V, SCLK on or off Normal Mode (Operational) 3 mA max VDD = 4.75 V to 5.25 V, fSAMPLE = 250 kSPS 1.4 mA max VDD = 2.35 V to 3.6 V, fSAMPLE = 250 kSPS Full Power-Down Mode 1 μA max Typically 50 nA Rev. C | Page 3 of 24 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS SPECIFICATIONS AD7910 AD7920 TIMING SPECIFICATIONS TIMING EXAMPLES TIMING EXAMPLE 1 TIMING EXAMPLE 2 ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY CIRCUIT INFORMATION CONVERTER OPERATION ADC TRANSFER FUNCTION TYPICAL CONNECTION DIAGRAM ANALOG INPUT DIGITAL INPUTS MODES OF OPERATION NORMAL MODE POWER-DOWN MODE POWER-UP TIME POWER VS. THROUGHPUT RATE SERIAL INTERFACE MICROPROCESSOR INTERFACING AD7910/AD7920 TO TMS320C541 INTERFACE AD7910/AD7920 TO ADSP-218x AD7910/AD7920 TO DSP563xx INTERFACE APPLICATION HINTS GROUNDING AND LAYOUT EVALUATING PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE