Datasheet AD7450 (Analog Devices) - 3
| 制造商 | Analog Devices |
| 描述 | Differential Input, 1 MSPS, 12-BIT SAR ADC |
| 页数 / 页 | 23 / 3 — AD7450–SPECIFICATIONS1 (VDD = 2.7 V to 3.3 V, fSCLK = 15 MHz, fS = 833 … |
| 修订版 | A |
| 文件格式/大小 | PDF / 506 Kb |
| 文件语言 | 英语 |
AD7450–SPECIFICATIONS1 (VDD = 2.7 V to 3.3 V, fSCLK = 15 MHz, fS = 833 kSPS, VREF = 1.25 V, FIN = 200 kHz;
该数据表的模型线
文件文字版本
AD7450–SPECIFICATIONS1 (VDD = 2.7 V to 3.3 V, fSCLK = 15 MHz, fS = 833 kSPS, VREF = 1.25 V, FIN = 200 kHz; V 2 DD = 4.75 V to 5.25 V, fSCLK = 18 MHz, fS = 1 MSPS, VREF = 2.5 V, FIN = 300 kHz; VCM = VREF; TA = TMIN to TMAX, unless otherwise noted.) Parameter Conditions/Comments A Version B Version Unit
DYNAMIC PERFORMANCE Signal-to-(Noise + Distortion) Ratio VDD = 5 V 70 70 dB min (SINAD)3 VDD = 3 V 68 68 dB min Total Harmonic Distortion (THD)3 VDD = 5 V, –80 dB typ –75 –75 dB max VDD = 3 V, –78 dB typ –73 –73 dB max Peak Harmonic or Spurious Noise3 VDD = 5 V, –82 dB typ –75 –75 dB max VDD = 3 V, –80 dB typ –73 –73 dB max Intermodulation Distortion (IMD)3 Second Order Terms –85 –85 dB typ Third Order Terms –85 –85 dB typ Aperture Delay3 10 10 ns typ Aperture Jitter3 50 50 ps typ Full Power Bandwidth3 @ –3 dB 20 20 MHz typ @ –0.1 dB 2.5 2.5 MHz typ Power Supply Rejection Ratio (PSRR)3, 4 –87 –87 dB typ DC ACCURACY Resolution 12 12 Bits Integral Nonlinearity (INL)3 ±2 ±1 LSB max Differential Nonlinearity (DNL)3 Guaranteed No Missed Codes to 12 Bits –1/+2 ±1 LSB max Zero Code Error3 VDD = 5 V ±3 ±3 LSB max VDD = 3 V ±6 ±6 LSB max Positive Gain Error3 VDD = 5 V ±3 ±3 LSB max VDD = 3 V ±6 ±6 LSB max Negative Gain Error3 VDD = 5 V ±3 ±3 LSB max VDD = 3 V ±6 ±6 LSB max ANALOG INPUT Full-Scale Input Span 2 ⫻ V 5 REF VIN+ – VIN– VIN+ – VIN– V Absolute Input Voltage V 2 IN+ VCM = VREF VCM ± VREF/2 VCM ± VREF/2 V V 2 IN– VCM = VREF VCM ± VREF/2 VCM ± VREF/2 V DC Leakage Current ±1 ±1 µA max Input Capacitance When in Track 20 20 pF typ When in Hold 6 6 pF typ REFERENCE INPUT VREF Input Voltage 5 V supply (± 1% tolerance for specified performance) 2.56 2.56 V 3 V supply (± 1% tolerance for specified performance) 1.257 1.257 V DC Leakage Current ±1 ±1 µA max VREF Input Capacitance 15 15 pF typ LOGIC INPUTS Input High Voltage, VINH 2.4 2.4 V min Input Low Voltage, VINL 0.8 0.8 V max Input Current, IIN Typically 10 nA, VIN = 0 V or VDD ±1 ±1 µA max Input Capacitance, C 8 IN 10 10 pF max LOGIC OUTPUTS Output High Voltage, VOH VDD = 5 V, ISOURCE = 200 µA 2.8 2.8 V min VDD = 3 V, ISOURCE = 200 µA 2.4 2.4 V min Output Low Voltage, VOL ISINK = 200 µA 0.4 0.4 V max Floating-State Leakage Current ±1 ±1 µA max Floating-State Output Capacitance8 10 10 pF max Output Coding Two’s Two’s Complement Complement –2– Rev. A
DYNAMIC PERFORMANCE Signal-to-(Noise + Distortion) Ratio VDD = 5 V 70 70 dB min (SINAD)3 VDD = 3 V 68 68 dB min Total Harmonic Distortion (THD)3 VDD = 5 V, –80 dB typ –75 –75 dB max VDD = 3 V, –78 dB typ –73 –73 dB max Peak Harmonic or Spurious Noise3 VDD = 5 V, –82 dB typ –75 –75 dB max VDD = 3 V, –80 dB typ –73 –73 dB max Intermodulation Distortion (IMD)3 Second Order Terms –85 –85 dB typ Third Order Terms –85 –85 dB typ Aperture Delay3 10 10 ns typ Aperture Jitter3 50 50 ps typ Full Power Bandwidth3 @ –3 dB 20 20 MHz typ @ –0.1 dB 2.5 2.5 MHz typ Power Supply Rejection Ratio (PSRR)3, 4 –87 –87 dB typ DC ACCURACY Resolution 12 12 Bits Integral Nonlinearity (INL)3 ±2 ±1 LSB max Differential Nonlinearity (DNL)3 Guaranteed No Missed Codes to 12 Bits –1/+2 ±1 LSB max Zero Code Error3 VDD = 5 V ±3 ±3 LSB max VDD = 3 V ±6 ±6 LSB max Positive Gain Error3 VDD = 5 V ±3 ±3 LSB max VDD = 3 V ±6 ±6 LSB max Negative Gain Error3 VDD = 5 V ±3 ±3 LSB max VDD = 3 V ±6 ±6 LSB max ANALOG INPUT Full-Scale Input Span 2 ⫻ V 5 REF VIN+ – VIN– VIN+ – VIN– V Absolute Input Voltage V 2 IN+ VCM = VREF VCM ± VREF/2 VCM ± VREF/2 V V 2 IN– VCM = VREF VCM ± VREF/2 VCM ± VREF/2 V DC Leakage Current ±1 ±1 µA max Input Capacitance When in Track 20 20 pF typ When in Hold 6 6 pF typ REFERENCE INPUT VREF Input Voltage 5 V supply (± 1% tolerance for specified performance) 2.56 2.56 V 3 V supply (± 1% tolerance for specified performance) 1.257 1.257 V DC Leakage Current ±1 ±1 µA max VREF Input Capacitance 15 15 pF typ LOGIC INPUTS Input High Voltage, VINH 2.4 2.4 V min Input Low Voltage, VINL 0.8 0.8 V max Input Current, IIN Typically 10 nA, VIN = 0 V or VDD ±1 ±1 µA max Input Capacitance, C 8 IN 10 10 pF max LOGIC OUTPUTS Output High Voltage, VOH VDD = 5 V, ISOURCE = 200 µA 2.8 2.8 V min VDD = 3 V, ISOURCE = 200 µA 2.4 2.4 V min Output Low Voltage, VOL ISINK = 200 µA 0.4 0.4 V max Floating-State Leakage Current ±1 ±1 µA max Floating-State Output Capacitance8 10 10 pF max Output Coding Two’s Two’s Complement Complement –2– Rev. A