Datasheet AD9433 (Analog Devices) - 4
| 制造商 | Analog Devices |
| 描述 | 12-Bit 105/125 MSPS Analog-To-Digital IF Sampling Converter |
| 页数 / 页 | 21 / 4 — AD9433. SPECIFICATIONS DC SPECIFICATIONS. Table 1. Test. 105 MSPS. 125 … |
| 修订版 | A |
| 文件格式/大小 | PDF / 438 Kb |
| 文件语言 | 英语 |
AD9433. SPECIFICATIONS DC SPECIFICATIONS. Table 1. Test. 105 MSPS. 125 MSPS. Parameter Temp. Level. Min. Typ. Max. Unit
该数据表的模型线
文件文字版本
link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5
AD9433 SPECIFICATIONS DC SPECIFICATIONS
VDD = 3.3 V, VCC = 5 V; internal reference; differential encode input, unless otherwise noted.
Table 1. Test 105 MSPS 125 MSPS Parameter Temp Level Min Typ Max Min Typ Max Unit
RESOLUTION 12 12 Bits ACCURACY No Missing Codes Full VI Guaranteed Guaranteed Offset Error Full VI −5 0 +5 −5 0 +5 mV Gain Error1 25°C I −7 ±1 +3 −7 ±1 +3 % FS Differential Nonlinearity (DNL)2 25°C I −0.75 ±0.25 +0.75 −0.75 ±0.3 +0.75 LSB Full VI −1 +1 −1 +1 LSB Integral Nonlinearity (INL)2 25°C I −1.0 ±0.5 +1.0 −1.0 ±0.5 +1.0 LSB Full VI −1.3 +1.3 −1.3 +1.3 LSB THERMAL DRIFT Offset Error Full V −50 −50 ppm/°C Gain Error1 Full V −125 −125 ppm/°C Reference Full V ±80 ±80 ppm/°C REFERENCE Internal Reference Voltage Full I 2.4 2.5 2.6 2.4 2.5 2.6 V (VREFOUT) Output Current (VREFOUT) Full V 100 100 μA Input Current (VREFIN) Full IV 50 50 μA ANALOG INPUTS (AIN, AIN) Input Voltage Range Full V 2.0 2.0 V p-p Common-Mode Voltage Full V 4.0 4.0 V Input Resistance Full VI 2 3 4 2 3 4 kΩ Input Capacitance Full V 4 4 pF Analog Bandwidth, Full Power Full V 750 750 MHz POWER SUPPLY VCC Full IV 4.75 5.0 5.25 4.75 5.0 5.25 V VDD Full IV 2.7 3.3 2.7 3.3 V Power Dissipation3 Full VI 1275 1425 1350 1500 mW I 3 VCC Full VI 255 285 270 300 mA I 3 VDD Full VI 12.5 14 16 18 mA Power Supply Rejection Ratio 25°C I ±3 ±3 mV/V (PSRR) ENCODE INPUTS Internal Common-Mode Bias Full V 3.75 3.75 V Differential Input Full V 500 500 mV (ENCODE, ENCODE) Input Voltage Range Full IV −0.5 VCC + 0.05 −0.5 VCC + 0.05 V Input Common-Mode Range Full IV 2.0 4.25 2.0 4.25 V Input Resistance Full VI 6 6 kΩ Input Capacitance 25°C V 3 3 pF DIGITAL INPUTS Input High Voltage Full I 2.0 2.0 V Input Low Voltage Full I 0.8 0.8 V Input High Current (VIN = 5 V) Full V 50 50 μA Input Low Current (VIN = 0 V) Full V 50 50 μA Rev. A | Page 3 of 20 Document Outline FEATURES APPLICATIONS GENERAL INTRODUCTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING DIAGRAM ABSOLUTE MAXIMUM RATINGS EXPLANATION OF TEST LEVELS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY EQUIVALENT CIRCUITS THEORY OF OPERATION ENCODE INPUT ENCODE VOLTAGE LEVEL DEFINITION ANALOG INPUT SFDR OPTIMIZATION DIGITAL OUTPUTS VOLTAGE REFERENCE TIMING APPLICATIONS INFORMATION LAYOUT INFORMATION REPLACING THE AD9432 WITH THE AD9433 OUTLINE DIMENSIONS ORDERING GUIDE
AD9433 SPECIFICATIONS DC SPECIFICATIONS
VDD = 3.3 V, VCC = 5 V; internal reference; differential encode input, unless otherwise noted.
Table 1. Test 105 MSPS 125 MSPS Parameter Temp Level Min Typ Max Min Typ Max Unit
RESOLUTION 12 12 Bits ACCURACY No Missing Codes Full VI Guaranteed Guaranteed Offset Error Full VI −5 0 +5 −5 0 +5 mV Gain Error1 25°C I −7 ±1 +3 −7 ±1 +3 % FS Differential Nonlinearity (DNL)2 25°C I −0.75 ±0.25 +0.75 −0.75 ±0.3 +0.75 LSB Full VI −1 +1 −1 +1 LSB Integral Nonlinearity (INL)2 25°C I −1.0 ±0.5 +1.0 −1.0 ±0.5 +1.0 LSB Full VI −1.3 +1.3 −1.3 +1.3 LSB THERMAL DRIFT Offset Error Full V −50 −50 ppm/°C Gain Error1 Full V −125 −125 ppm/°C Reference Full V ±80 ±80 ppm/°C REFERENCE Internal Reference Voltage Full I 2.4 2.5 2.6 2.4 2.5 2.6 V (VREFOUT) Output Current (VREFOUT) Full V 100 100 μA Input Current (VREFIN) Full IV 50 50 μA ANALOG INPUTS (AIN, AIN) Input Voltage Range Full V 2.0 2.0 V p-p Common-Mode Voltage Full V 4.0 4.0 V Input Resistance Full VI 2 3 4 2 3 4 kΩ Input Capacitance Full V 4 4 pF Analog Bandwidth, Full Power Full V 750 750 MHz POWER SUPPLY VCC Full IV 4.75 5.0 5.25 4.75 5.0 5.25 V VDD Full IV 2.7 3.3 2.7 3.3 V Power Dissipation3 Full VI 1275 1425 1350 1500 mW I 3 VCC Full VI 255 285 270 300 mA I 3 VDD Full VI 12.5 14 16 18 mA Power Supply Rejection Ratio 25°C I ±3 ±3 mV/V (PSRR) ENCODE INPUTS Internal Common-Mode Bias Full V 3.75 3.75 V Differential Input Full V 500 500 mV (ENCODE, ENCODE) Input Voltage Range Full IV −0.5 VCC + 0.05 −0.5 VCC + 0.05 V Input Common-Mode Range Full IV 2.0 4.25 2.0 4.25 V Input Resistance Full VI 6 6 kΩ Input Capacitance 25°C V 3 3 pF DIGITAL INPUTS Input High Voltage Full I 2.0 2.0 V Input Low Voltage Full I 0.8 0.8 V Input High Current (VIN = 5 V) Full V 50 50 μA Input Low Current (VIN = 0 V) Full V 50 50 μA Rev. A | Page 3 of 20 Document Outline FEATURES APPLICATIONS GENERAL INTRODUCTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING DIAGRAM ABSOLUTE MAXIMUM RATINGS EXPLANATION OF TEST LEVELS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY EQUIVALENT CIRCUITS THEORY OF OPERATION ENCODE INPUT ENCODE VOLTAGE LEVEL DEFINITION ANALOG INPUT SFDR OPTIMIZATION DIGITAL OUTPUTS VOLTAGE REFERENCE TIMING APPLICATIONS INFORMATION LAYOUT INFORMATION REPLACING THE AD9432 WITH THE AD9433 OUTLINE DIMENSIONS ORDERING GUIDE