Datasheet AD7822, AD7825, AD7829 (Analog Devices) - 3
| 制造商 | Analog Devices |
| 描述 | 3 V/5 V, 2 MSPS, 8-Bit, 1-/4-/8-Channel Sampling ADCs |
| 页数 / 页 | 28 / 3 — AD7822/AD7825/AD7829. SPECIFICATIONS. Table 1. Parameter. Version B. … |
| 修订版 | C |
| 文件格式/大小 | PDF / 531 Kb |
| 文件语言 | 英语 |
AD7822/AD7825/AD7829. SPECIFICATIONS. Table 1. Parameter. Version B. Unit. Test Condition/Comment
该数据表的模型线
文件文字版本
link to page 28 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 28 link to page 11 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4
AD7822/AD7825/AD7829 SPECIFICATIONS
VDD = 3 V ± 10%, VDD = 5 V ± 10%, GND = 0 V, VREF IN/OUT = 2.5 V. All specifications −40°C to +85°C, unless otherwise noted.
Table 1. Parameter Version B Unit Test Condition/Comment
DYNAMIC PERFORMANCE fIN = 30 kHz, fSAMPLE = 2 MHz Signal to (Noise + Distortion) Ratio1 48 dB min Total Harmonic Distortion1 −55 dB max Peak Harmonic or Spurious Noise1 −55 dB max Intermodulation Distortion1 fa = 27.3 kHz, fb = 28.3 kHz Second-Order Terms −65 dB typ Third-Order Terms −65 dB typ Channel-to-Channel Isolation1 −70 dB typ fIN = 20 kHz DC ACCURACY Resolution 8 Bits Minimum Resolution for Which No Missing Codes Are Guaranteed 8 Bits Integral Nonlinearity (INL)1 ±0.75 LSB max Differential Nonlinearity (DNL)1 ±0.75 LSB max Gain Error1 ±2 LSB max Gain Error Match1 ±0.1 LSB typ Offset Error1 ±1 LSB max Offset Error Match1 ±0.1 LSB typ ANALOG INPUTS2 See Analog Input section VDD = 5 V ± 10% Input voltage span = 2.5 V VIN1 to VIN8 Input Voltage VDD V max 0 V min VMID Input Voltage VDD − 1.25 V max Default VMID = 1.25 V 1.25 V min VDD = 3 V ± 10% Input voltage span = 2 V VIN1 to VIN8 Input Voltage VDD V max 0 V min VMID Input Voltage VDD − 1 V max Default VMID = 1 V 1 V min VIN Input Leakage Current ±1 μA max VIN Input Capacitance 15 pF max VMID Input Impedance 6 kΩ typ REFERENCE INPUT VREF IN/OUT Input Voltage Range 2.55 V max 2.5 V + 2% 2.45 V min 2.5 V − 2% Input Current 1 μA typ 100 μA max ON-CHIP REFERENCE Nominal 2.5 V Reference Error ±50 mV max Temperature Coefficient 50 ppm/°C typ LOGIC INPUTS Input High Voltage, VINH 2.4 V min VDD = 5 V ± 10% Input Low Voltage, VINL 0.8 V max VDD = 5 V ± 10% Input High Voltage, VINH 2 V min VDD = 3 V ± 10% Input Low Voltage, VINL 0.4 V max VDD = 3 V ± 10% Input Current, IIN ±1 μA max 10 nA typical, VIN = 0 V to VDD Input Capacitance, CIN 10 pF max Rev. C | Page 3 of 28 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING CHARACTERISTICS TIMING DIAGRAM ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TERMINOLOGY CIRCUIT INFORMATION CIRCUIT DESCRIPTION TYPICAL CONNECTION DIAGRAM ADC TRANSFER FUNCTION ANALOG INPUT POWER-UP TIMES POWER VS. THROUGHPUT OPERATING MODES PARALLEL INTERFACE MICROPROCESSOR INTERFACING AD7822/AD7825/AD7829 TO 8051 AD7822/AD7825/AD7829 TO PIC16C6x/PIC16C7x AD7822/AD7825/AD7829 TO ADSP-21xx INTERFACING MULTIPLEXER ADDRESS INPUTS AD7822 STANDALONE OPERATION OUTLINE DIMENSIONS ORDERING GUIDE
AD7822/AD7825/AD7829 SPECIFICATIONS
VDD = 3 V ± 10%, VDD = 5 V ± 10%, GND = 0 V, VREF IN/OUT = 2.5 V. All specifications −40°C to +85°C, unless otherwise noted.
Table 1. Parameter Version B Unit Test Condition/Comment
DYNAMIC PERFORMANCE fIN = 30 kHz, fSAMPLE = 2 MHz Signal to (Noise + Distortion) Ratio1 48 dB min Total Harmonic Distortion1 −55 dB max Peak Harmonic or Spurious Noise1 −55 dB max Intermodulation Distortion1 fa = 27.3 kHz, fb = 28.3 kHz Second-Order Terms −65 dB typ Third-Order Terms −65 dB typ Channel-to-Channel Isolation1 −70 dB typ fIN = 20 kHz DC ACCURACY Resolution 8 Bits Minimum Resolution for Which No Missing Codes Are Guaranteed 8 Bits Integral Nonlinearity (INL)1 ±0.75 LSB max Differential Nonlinearity (DNL)1 ±0.75 LSB max Gain Error1 ±2 LSB max Gain Error Match1 ±0.1 LSB typ Offset Error1 ±1 LSB max Offset Error Match1 ±0.1 LSB typ ANALOG INPUTS2 See Analog Input section VDD = 5 V ± 10% Input voltage span = 2.5 V VIN1 to VIN8 Input Voltage VDD V max 0 V min VMID Input Voltage VDD − 1.25 V max Default VMID = 1.25 V 1.25 V min VDD = 3 V ± 10% Input voltage span = 2 V VIN1 to VIN8 Input Voltage VDD V max 0 V min VMID Input Voltage VDD − 1 V max Default VMID = 1 V 1 V min VIN Input Leakage Current ±1 μA max VIN Input Capacitance 15 pF max VMID Input Impedance 6 kΩ typ REFERENCE INPUT VREF IN/OUT Input Voltage Range 2.55 V max 2.5 V + 2% 2.45 V min 2.5 V − 2% Input Current 1 μA typ 100 μA max ON-CHIP REFERENCE Nominal 2.5 V Reference Error ±50 mV max Temperature Coefficient 50 ppm/°C typ LOGIC INPUTS Input High Voltage, VINH 2.4 V min VDD = 5 V ± 10% Input Low Voltage, VINL 0.8 V max VDD = 5 V ± 10% Input High Voltage, VINH 2 V min VDD = 3 V ± 10% Input Low Voltage, VINL 0.4 V max VDD = 3 V ± 10% Input Current, IIN ±1 μA max 10 nA typical, VIN = 0 V to VDD Input Capacitance, CIN 10 pF max Rev. C | Page 3 of 28 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING CHARACTERISTICS TIMING DIAGRAM ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TERMINOLOGY CIRCUIT INFORMATION CIRCUIT DESCRIPTION TYPICAL CONNECTION DIAGRAM ADC TRANSFER FUNCTION ANALOG INPUT POWER-UP TIMES POWER VS. THROUGHPUT OPERATING MODES PARALLEL INTERFACE MICROPROCESSOR INTERFACING AD7822/AD7825/AD7829 TO 8051 AD7822/AD7825/AD7829 TO PIC16C6x/PIC16C7x AD7822/AD7825/AD7829 TO ADSP-21xx INTERFACING MULTIPLEXER ADDRESS INPUTS AD7822 STANDALONE OPERATION OUTLINE DIMENSIONS ORDERING GUIDE