Datasheet AD7716 (Analog Devices) - 4
| 制造商 | Analog Devices |
| 描述 | CMOS, 4-Channel, 22-Bit Data Acquisition System |
| 页数 / 页 | 17 / 4 — AD7716. Table I. Typical Usable Dynamic Range, RMS Noise and Filter … |
| 修订版 | A |
| 文件格式/大小 | PDF / 473 Kb |
| 文件语言 | 英语 |
AD7716. Table I. Typical Usable Dynamic Range, RMS Noise and Filter Settling Time vs. Filter Cutoff Frequency
该数据表的模型线
文件文字版本
AD7716 Table I. Typical Usable Dynamic Range, RMS Noise and Filter Settling Time vs. Filter Cutoff Frequency Programmed Cutoff Output Update Usable Dynamic RMS Noise Filter Settling Time to Absolute Group N Frequency (Hz) Rate (Hz) Range (dB) (
m
V)
6
0.0007% FS (ms) Delay (ms)
0 584 2232 99 21 1.35 0.675 1 292 1116 102 14 2.7 1.35 2 146 558 105 10 5.4 2.7 3 73 279 108 7 10.8 5.4 4 36.5 140 111 5 21.6 10.8 NOTE Usable Dynamic Range is defined as the ratio of the rms full-scale reading (sine wave input) to the rms noise of the converter.
CONTROL REGISTER TIMING CHARACTERISTICS1, 2 (AVDD = DVDD = +5 V
6
5%; AVSS = –5 V
6
5%; AGND = DGND = 0 V; fCLKIN = 8 MHz; Input Levels: Logic 0 = 0 V, Logic 1 = DVDD; unless otherwise noted) Limit at TMIN, TMAX Parameter (B Version) Units Conditions/Comments
t1 1/fCLKIN ns min SCLK Period t2 77 ns min SCLK Width t3 30 ns min TFS Setup Time t4 20 ns min SDATA Setup Time t5 10 ns min SDATA Hold Time t6 20 ns min TFS Hold Time NOTES 1Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V. 2See Figure 2. 3CLKIN Duty Cycle range is 40% to 60%.
1.6mA IOL TO OUTPUT +2.1V PIN CL 50pF 200
µ
A IOH
Figure 1. Load Circuit for Access Time and Bus Relinquish Time
t2 t1 SCLK (I) t2 t6 t TFS (I) 3 t4 t5 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 SDATA (I) (DB8) (DB9) (DB10) (DB11) (DB12) (DB13) (DB14) (DB15)
Figure 2. Control Register Timing Diagram REV. A –3–
m
V)
6
0.0007% FS (ms) Delay (ms)
0 584 2232 99 21 1.35 0.675 1 292 1116 102 14 2.7 1.35 2 146 558 105 10 5.4 2.7 3 73 279 108 7 10.8 5.4 4 36.5 140 111 5 21.6 10.8 NOTE Usable Dynamic Range is defined as the ratio of the rms full-scale reading (sine wave input) to the rms noise of the converter.
CONTROL REGISTER TIMING CHARACTERISTICS1, 2 (AVDD = DVDD = +5 V
6
5%; AVSS = –5 V
6
5%; AGND = DGND = 0 V; fCLKIN = 8 MHz; Input Levels: Logic 0 = 0 V, Logic 1 = DVDD; unless otherwise noted) Limit at TMIN, TMAX Parameter (B Version) Units Conditions/Comments
t1 1/fCLKIN ns min SCLK Period t2 77 ns min SCLK Width t3 30 ns min TFS Setup Time t4 20 ns min SDATA Setup Time t5 10 ns min SDATA Hold Time t6 20 ns min TFS Hold Time NOTES 1Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V. 2See Figure 2. 3CLKIN Duty Cycle range is 40% to 60%.
1.6mA IOL TO OUTPUT +2.1V PIN CL 50pF 200
µ
A IOH
Figure 1. Load Circuit for Access Time and Bus Relinquish Time
t2 t1 SCLK (I) t2 t6 t TFS (I) 3 t4 t5 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 SDATA (I) (DB8) (DB9) (DB10) (DB11) (DB12) (DB13) (DB14) (DB15)
Figure 2. Control Register Timing Diagram REV. A –3–