Datasheet ADA4927-1/ADA4927-2 (Analog Devices) - 3

制造商Analog Devices
描述Ultralow Distortion Current Feedback Differential ADC Driver
页数 / 页25 / 3 — Data Sheet. ADA4927-1/ADA4927-2. SPECIFICATIONS ±5 V OPERATION. ±DIN to …
修订版B
文件格式/大小PDF / 747 Kb
文件语言英语

Data Sheet. ADA4927-1/ADA4927-2. SPECIFICATIONS ±5 V OPERATION. ±DIN to VOUT, dm Performance. Table 1. Parameter

Data Sheet ADA4927-1/ADA4927-2 SPECIFICATIONS ±5 V OPERATION ±DIN to VOUT, dm Performance Table 1 Parameter

该数据表的模型线

文件文字版本

link to page 17 link to page 16 link to page 16
Data Sheet ADA4927-1/ADA4927-2 SPECIFICATIONS ±5 V OPERATION
TA = 25°C, +VS = 5 V, −VS = − 5 V, VOCM = 0 V, RF = 301 Ω, RG = 301 Ω, RT = 56.2 Ω (when used), RL, dm = 1 kΩ, unless otherwise noted. All specifications refer to single-ended input and differential outputs, unless otherwise noted. Refer to Figure 46 for signal definitions.
±DIN to VOUT, dm Performance Table 1. Parameter Test Conditions/Comments Min Typ Max Unit
DYNAMIC PERFORMANCE −3 dB Small Signal Bandwidth VOUT, dm = 0.1 V p-p 2300 MHz −3 dB Large Signal Bandwidth VOUT, dm = 2.0 V p-p 1500 MHz Bandwidth for 0.1 dB Flatness VOUT, dm = 0.1 V p-p, ADA4927-1 150 MHz VOUT, dm = 0.1 V p-p, ADA4927-2 120 MHz Slew Rate VOUT, dm = 2 V step, 25% to 75% 5000 V/µs Settling Time to 0.1% VOUT, dm = 2 V step 10 ns Overdrive Recovery Time VIN = 0 V to 0.9 V step, G = 10 10 ns NOISE/HARMONIC PERFORMANCE See Figure 45 for distortion test circuit Second Harmonic VOUT, dm = 2 V p-p, 10 MHz −105 dBc VOUT, dm = 2 V p-p, 70 MHz −91 dBc VOUT, dm = 2 V p-p, 100 MHz −87 dBc Third Harmonic VOUT, dm = 2 V p-p, 10 MHz −103 dBc VOUT, dm = 2 V p-p, 70 MHz −98 dBc VOUT, dm = 2 V p-p, 100 MHz −89 dBc IMD f1 = 70 MHz, f2 = 70.1 MHz, VOUT, dm = 2 V p-p −94 dBc f1 = 140 MHz, f2 = 140.1 MHz, VOUT, dm = 2 V p-p −85 dBc Voltage Noise (RTI) f = 100 kHz, G = 28 1.4 nV/√Hz Input Current Noise f = 100 kHz, G = 28 14 pA/√Hz Crosstalk f = 100 MHz, ADA4927-2 −75 dB INPUT CHARACTERISTICS Offset Voltage VIP = VIN = VOCM = 0 V −1.3 +0.3 +1.3 mV tMIN to tMAX variation ±1.5 µV/°C Input Bias Current −15 +0.5 +15 µA tMIN to tMAX variation ±0.1 µA/°C Input Offset Current −10.5 −0.6 +10.5 µA Input Resistance Differential 14 Ω Common mode 120 kΩ Input Capacitance Differential 0.5 pF Input Common-Mode Voltage Range −3.5 +3.5 V Common-Mode Rejection Ratio (CMRR) ∆VOUT, dm/∆VIN, cm, ∆VIN, cm = ±1 V −70 −93 dB Open-Loop Transresistance DC 120 185 kΩ OUTPUT CHARACTERISTICS Output Voltage Swing Each single-ended output, RF = RG = 10 kΩ −3.8 +3.8 V Linear Output Current 65 mA p-p Output Balance Error ∆VOUT, cm/∆VOUT, dm, ∆VOUT, dm = 1 V, 10 MHz, −65 dB see Figure 44 for test circuit Rev. B | Page 3 of 25 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAMS REVISION HISTORY SPECIFICATIONS ±5 V OPERATION ±DIN to VOUT, dm Performance VOCM to VOUT, cm Performance General Performance +5 V OPERATION ±DIN to VOUT, dm Performance VOCM to VOUT, cm Performance General Performance ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE MAXIMUM POWER DISSIPATION ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS THEORY OF OPERATION DEFINITION OF TERMS Differential Voltage Common-Mode Voltage Balance APPLICATIONS INFORMATION ANALYZING AN APPLICATION CIRCUIT SETTING THE CLOSED-LOOP GAIN ESTIMATING THE OUTPUT NOISE VOLTAGE IMPACT OF MISMATCHES IN THE FEEDBACK NETWORKS CALCULATING THE INPUT IMPEDANCE FOR AN APPLICATION CIRCUIT Terminating a Single-Ended Input INPUT COMMON-MODE VOLTAGE RANGE INPUT AND OUTPUT CAPACITIVE AC COUPLING SETTING THE OUTPUT COMMON-MODE VOLTAGE POWER-DOWN Power-Down in Cold Applications LAYOUT, GROUNDING, AND BYPASSING HIGH PERFORMANCE ADC DRIVING OUTLINE DIMENSIONS ORDERING GUIDE