Datasheet Complete SAM D21EL, SAM D21GL (Microchip) - 4

link to page 52 link to page 54 link to page 54 link to page 54 link to page 54 link to page 54 link to page 55 link to page 56 link to page 57 link to page 58 link to page 58 link to page 60 link to page 61 link to page 66 link to page 68 link to page 84 link to page 84 link to page 85 link to page 85 link to page 90 link to page 90 link to page 90 link to page 91 link to page 91 link to page 92 link to page 92 link to page 92 link to page 92 link to page 93 link to page 93 link to page 94 link to page 99 link to page 100 link to page 111 link to page 111 link to page 111 link to page 112 link to page 112 link to page 112 link to page 114 link to page 121 link to page 121 link to page 134
32-bit ARM-Based Microcontrollers
12. Peripherals Configuration Summary..52 13. DSU - Device Service Unit.. 54 13.1. Overview.. 54 13.2. Features... 54 13.3. Block Diagram.. 54 13.4. Signal Description.. 54 13.5. Product Dependencies... 55 13.6. Debug Operation.. 56 13.7. Chip Erase..57 13.8. Programming..58 13.9. Intellectual Property Protection.. 58 13.10. Device Identification...60 13.11. Functional Description..61 13.12. Register Summary... 66 13.13. Register Description...68 14. Clock System...84 14.1. Clock Distribution... 84 14.2. Synchronous and Asynchronous Clocks..85 14.3. Register Synchronization... 85 14.4. Enabling a Peripheral... 90 14.5. Disabling a Peripheral.. 90 14.6. On-demand, Clock Requests... 90 14.7. Power Consumption vs. Speed.. 91 14.8. Clocks after Reset.. 91 15. GCLK - Generic Clock Controller.. 92 15.1. Overview.. 92 15.2. Features... 92 15.3. Block Diagram.. 92 15.4. Signal Description.. 93 15.5. Product Dependencies... 93 15.6. Functional Description..94 15.7. Register Summary..99 15.8. Register Description... 100 16. PM – Power Manager.. 111 16.1. Overview...111 16.2. Features..111 16.3. Block Diagram.. 112 16.4. Signal Description...112 16.5. Product Dependencies... 112 16.6. Functional Description.. 114 16.7. Register Summary..121 16.8. Register Description... 121 17. SYSCTRL – System Controller... 134 © 2017 Microchip Technology Inc.
Datasheet Complete
40001883A-page 4 Document Outline Introduction Features Table of Contents 1. Description 2. Configuration Summary 3. Ordering Information 3.1. SAM D21ExL 3.2. SAM D21GxL 3.3. Device Identification 4. Block Diagram 5. Pinout 5.1. SAM D21GxL 5.1.1. QFN48 5.2. SAM D21ExL 5.2.1. QFN32 / TQFP32 6. Signal Descriptions List 7. I/O Multiplexing and Considerations 7.1. Multiplexed Signals 7.2. Other Functions 7.2.1. Oscillator Pinout 7.2.2. Serial Wire Debug Interface Pinout 7.2.3. SERCOM I2C Pins 7.2.4. GPIO Clusters 7.2.5. TCC Configurations 8. Power Supply and Start-Up Considerations 8.1. Power Domain Overview 8.2. Power Supply Considerations 8.2.1. Power Supplies 8.2.2. Voltage Regulator 8.2.3. Typical Powering Schematics 8.2.4. Power-Up Sequence 8.2.4.1. Minimum Rise Rate 8.2.4.2. Maximum Rise Rate 8.3. Power-Up 8.3.1. Starting of Clocks 8.3.2. I/O Pins 8.3.3. Fetching of Initial Instructions 8.4. Power-On Reset and Brown-Out Detector 8.4.1. Power-On Reset on VDDANA 8.4.2. Brown-Out Detector on VDDANA 8.4.3. Brown-Out Detector on VDDCORE 9. Product Mapping 10. Memories 10.1. Embedded Memories 10.2. Physical Memory Map 10.3. NVM Calibration and Auxiliary Space 10.3.1. NVM User Row Mapping 10.3.2. NVM Software Calibration Area Mapping 10.3.3. Serial Number 11. Processor And Architecture 11.1. Cortex M0+ Processor 11.1.1. Cortex M0+ Configuration 11.1.2. Cortex-M0+ Peripherals 11.1.3. Cortex-M0+ Address Map 11.1.4. I/O Interface 11.1.4.1. Overview 11.1.4.2. Description 11.2. Nested Vector Interrupt Controller 11.2.1. Overview 11.2.2. Interrupt Line Mapping 11.3. Micro Trace Buffer 11.3.1. Features 11.3.2. Overview 11.4. High-Speed Bus System 11.4.1. Features 11.4.2. Configuration 11.4.3. SRAM Quality of Service 11.5. AHB-APB Bridge 11.6. PAC - Peripheral Access Controller 11.6.1. Overview 11.6.2. Register Description 11.6.2.1. PAC0 Register Description 11.6.2.1.1. Write Protect Clear 11.6.2.1.2. Write Protect Set 11.6.2.2. PAC1 Register Description 11.6.2.2.1. Write Protect Clear 11.6.2.2.2. Write Protect Set 11.6.2.3. PAC2 Register Description 11.6.2.3.1. Write Protect Clear 11.6.2.3.2. Write Protect Set 12. Peripherals Configuration Summary 13. DSU - Device Service Unit 13.1. Overview 13.2. Features 13.3. Block Diagram 13.4. Signal Description 13.5. Product Dependencies 13.5.1. IO Lines 13.5.2. Power Management 13.5.3. Clocks 13.5.4. DMA 13.5.5. Interrupts 13.5.6. Events 13.5.7. Register Access Protection 13.5.8. Analog Connections 13.6. Debug Operation 13.6.1. Principle of Operation 13.6.2. CPU Reset Extension 13.6.3. Debugger Probe Detection 13.6.3.1. Cold Plugging 13.6.3.2. Hot Plugging 13.7. Chip Erase 13.8. Programming 13.9. Intellectual Property Protection 13.10. Device Identification 13.10.1. CoreSight Identification 13.10.2. Chip Identification Method 13.11. Functional Description 13.11.1. Principle of Operation 13.11.2. Basic Operation 13.11.2.1. Initialization 13.11.2.2. Operation From a Debug Adapter 13.11.2.3. Operation From the CPU 13.11.3. 32-bit Cyclic Redundancy Check CRC32 13.11.3.1. Starting CRC32 Calculation 13.11.3.2. Interpreting the Results 13.11.4. Debug Communication Channels 13.11.5. Testing of On-Board Memories MBIST 13.11.6. System Services Availability when Accessed Externally 13.12. Register Summary 13.13. Register Description 13.13.1. Control 13.13.2. Status A 13.13.3. Status B 13.13.4. Address 13.13.5. Length 13.13.6. Data 13.13.7. Debug Communication Channel 0 13.13.8. Debug Communication Channel 1 13.13.9. Device Identification 13.13.10. CoreSight ROM Table Entry 0 13.13.11. CoreSight ROM Table Entry 1 13.13.12. CoreSight ROM Table End 13.13.13. CoreSight ROM Table Memory Type 13.13.14. Peripheral Identification 4 13.13.15. Peripheral Identification 0 13.13.16. Peripheral Identification 1 13.13.17. Peripheral Identification 2 13.13.18. Peripheral Identification 3 13.13.19. Component Identification 0 13.13.20. Component Identification 1 13.13.21. Component Identification 2 13.13.22. Component Identification 3 14. Clock System 14.1. Clock Distribution 14.2. Synchronous and Asynchronous Clocks 14.3. Register Synchronization 14.3.1. Common Synchronizer Register Synchronization 14.3.1.1. Overview 14.3.1.2. Write-Synchronization 14.3.1.3. Read-Synchronization 14.3.1.4. Completion of synchronization 14.3.1.5. Read Request 14.3.1.6. Enable Write-Synchronization 14.3.1.7. Software Reset Write-Synchronization 14.3.1.8. Synchronization Delay 14.3.2. Distributed Synchronizer Register Synchronization 14.3.2.1. Overview 14.3.2.2. General Write synchronization 14.3.2.3. General read synchronization 14.3.2.4. Completion of synchronization 14.3.2.5. Enable Write-Synchronization 14.3.2.6. Software Reset Write-Synchronization 14.3.2.7. Synchronization Delay 14.4. Enabling a Peripheral 14.5. Disabling a Peripheral 14.6. On-demand, Clock Requests 14.7. Power Consumption vs. Speed 14.8. Clocks after Reset 15. GCLK - Generic Clock Controller 15.1. Overview 15.2. Features 15.3. Block Diagram 15.4. Signal Description 15.5. Product Dependencies 15.5.1. I/O Lines 15.5.2. Power Management 15.5.3. Clocks 15.5.4. DMA 15.5.5. Interrupts 15.5.6. Events 15.5.7. Debug Operation 15.5.8. Register Access Protection 15.5.9. Analog Connections 15.6. Functional Description 15.6.1. Principle of Operation 15.6.2. Basic Operation 15.6.2.1. Initialization 15.6.2.2. Enabling, Disabling and Resetting 15.6.2.3. Generic Clock Generator 15.6.2.4. Enabling a Generic Clock Generator 15.6.2.5. Disabling a Generic Clock Generator 15.6.2.6. Selecting a Clock Source for the Generic Clock Generator 15.6.2.7. Changing Clock Frequency 15.6.2.8. Duty Cycle 15.6.2.9. Generic Clock Output on I/O Pins 15.6.3. Generic Clock 15.6.3.1. Enabling a Generic Clock 15.6.3.2. Disabling a Generic Clock 15.6.3.3. Selecting a Clock Source for the Generic Clock 15.6.3.4. Configuration Lock 15.6.4. Additional Features 15.6.4.1. Indirect Access 15.6.4.2. Generic Clock Enable after Reset 15.6.5. Sleep Mode Operation 15.6.5.1. Sleep Walking 15.6.5.2. Run in Standby Mode 15.6.6. Synchronization 15.7. Register Summary 15.8. Register Description 15.8.1. Control 15.8.2. Status 15.8.3. Generic Clock Control 15.8.4. Generic Clock Generator Control 15.8.5. Generic Clock Generator Division 16. PM – Power Manager 16.1. Overview 16.2. Features 16.3. Block Diagram 16.4. Signal Description 16.5. Product Dependencies 16.5.1. I/O Lines 16.5.2. Power Management 16.5.3. Clocks 16.5.3.1. Main Clock 16.5.3.2. CPU Clock 16.5.3.3. AHB Clock 16.5.3.4. APBx Clocks 16.5.4. DMA 16.5.5. Interrupts 16.5.6. Events 16.5.7. Debug Operation 16.5.8. Register Access Protection 16.5.9. Analog Connections 16.6. Functional Description 16.6.1. Principle of Operation 16.6.1.1. Synchronous Clocks 16.6.1.2. Reset Controller 16.6.1.3. Sleep Mode Controller 16.6.2. Basic Operation 16.6.2.1. Initialization 16.6.2.2. Enabling, Disabling and Resetting 16.6.2.3. Selecting the Main Clock Source 16.6.2.4. Selecting the Synchronous Clock Division Ratio 16.6.2.5. Clock Ready Flag 16.6.2.6. Peripheral Clock Masking 16.6.2.7. Reset Controller 16.6.2.8. Sleep Mode Controller 16.6.2.8.1. IDLE Mode 16.6.2.8.2. STANDBY Mode 16.6.3. SleepWalking 16.6.4. DMA Operation 16.6.5. Interrupts 16.6.6. Events 16.6.7. Sleep Mode Operation 16.7. Register Summary 16.8. Register Description 16.8.1. Control 16.8.2. Sleep Mode 16.8.3. CPU Clock Select 16.8.4. APBA Clock Select 16.8.5. APBB Clock Select 16.8.6. APBC Clock Select 16.8.7. AHB Mask 16.8.8. APBA Mask 16.8.9. APBB Mask 16.8.10. APBC Mask 16.8.11. Interrupt Enable Clear 16.8.12. Interrupt Enable Set 16.8.13. Interrupt Flag Status and Clear 16.8.14. Reset Cause 17. SYSCTRL – System Controller 17.1. Overview 17.2. Features 17.3. Block Diagram 17.4. Signal Description 17.5. Product Dependencies 17.5.1. I/O Lines 17.5.2. Power Management 17.5.3. Clocks 17.5.4. Interrupts 17.5.5. Debug Operation 17.5.6. Register Access Protection 17.5.7. Analog Connections 17.6. Functional Description 17.6.1. Principle of Operation 17.6.2. External Multipurpose Crystal Oscillator (XOSC) Operation 17.6.3. 32kHz Internal Oscillator (OSC32K) Operation 17.6.4. 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Operation 17.6.5. 8MHz Internal Oscillator (OSC8M) Operation 17.6.6. Digital Frequency Locked Loop (DFLL48M) Operation 17.6.6.1. Basic Operation 17.6.6.1.1. Open-Loop Operation 17.6.6.1.2. Closed-Loop Operation 17.6.6.1.3. Frequency Locking 17.6.6.1.4. Frequency Error Measurement 17.6.6.1.5. Drift Compensation 17.6.6.1.6. Reference Clock Stop Detection 17.6.6.2. Additional Features 17.6.6.2.1. Dealing with Delay in the DFLL in Closed-Loop Mode 17.6.6.2.2. Wake from Sleep Modes 17.6.6.2.3. Accuracy 17.6.7. FDPLL96M – Fractional Digital Phase-Locked Loop Controller (DFLL96M) 17.6.7.1. Overview 17.6.7.2. Block Diagram 17.6.7.3. Principle of Operation 17.6.7.4. Initialization, Enabling, Disabling and Resetting 17.6.7.5. Reference Clock Switching 17.6.7.6. Loop Divider Ratio updates 17.6.7.7. Digital Filter Selection 17.6.8. 3.3V Brown-Out Detector Operation 17.6.8.1. 3.3V Brown-Out Detector (BOD33) 17.6.8.2. Continuous Mode 17.6.8.3. Sampling Mode 17.6.8.4. Hysteresis 17.6.9. Voltage Reference System Operation 17.6.9.1. User Control of the Voltage Reference System 17.6.10. Voltage Regulator System Operation 17.6.11. DMA Operation 17.6.12. Interrupts 17.6.13. Synchronization 17.7. Register Summary 17.8. Register Description 17.8.1. Interrupt Enable Clear 17.8.2. Interrupt Enable Set 17.8.3. Interrupt Flag Status and Clear 17.8.4. Power and Clocks Status 17.8.5. External Multipurpose Crystal Oscillator (XOSC) Control 17.8.6. 32kHz Internal Oscillator (OSC32K) Control 17.8.7. 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control 17.8.8. 8MHz Internal Oscillator (OSC8M) Control 17.8.9. DFLL48M Control 17.8.10. DFLL48M Value 17.8.11. DFLL48M Multiplier 17.8.12. DFLL48M Synchronization 17.8.13. 3.3V Brown-Out Detector (BOD33) Control 17.8.14. Voltage Regulator System (VREG) Control 17.8.15. Voltage References System (VREF) Control 17.8.16. DPLL Control A 17.8.17. DPLL Ratio Control 17.8.18. DPLL Control B 17.8.19. DPLL Status 18. WDT – Watchdog Timer 18.1. Overview 18.2. Features 18.3. Block Diagram 18.4. Signal Description 18.5. Product Dependencies 18.5.1. I/O Lines 18.5.2. Power Management 18.5.3. Clocks 18.5.4. DMA 18.5.5. Interrupts 18.5.6. Events 18.5.7. Debug Operation 18.5.8. Register Access Protection 18.5.9. Analog Connections 18.6. Functional Description 18.6.1. Principle of Operation 18.6.2. Basic Operation 18.6.2.1. Initialization 18.6.2.2. Configurable Reset Values 18.6.2.3. Enabling and Disabling 18.6.2.4. Normal Mode 18.6.2.5. Window Mode 18.6.3. Additional Features 18.6.3.1. Always-On Mode 18.6.4. Interrupts 18.6.5. Synchronization 18.7. Register Summary 18.8. Register Description 18.8.1. Control 18.8.2. Configuration 18.8.3. Early Warning Interrupt Control 18.8.4. Interrupt Enable Clear 18.8.5. Interrupt Enable Set 18.8.6. Interrupt Flag Status and Clear 18.8.7. Status 18.8.8. Clear 19. RTC – Real-Time Counter 19.1. Overview 19.2. Features 19.3. Block Diagram 19.4. Signal Description 19.5. Product Dependencies 19.5.1. I/O Lines 19.5.2. Power Management 19.5.3. Clocks 19.5.4. DMA 19.5.5. Interrupts 19.5.6. Events 19.5.7. Debug Operation 19.5.8. Register Access Protection 19.6. Functional Description 19.6.1. Principle of Operation 19.6.2. Basic Operation 19.6.2.1. Initialization 19.6.2.2. Enabling, Disabling and Resetting 19.6.3. Operating Modes 19.6.3.1. 32-Bit Counter (Mode 0) 19.6.3.2. 16-Bit Counter (Mode 1) 19.6.3.3. Clock/Calendar (Mode 2) 19.6.4. DMA Operation 19.6.5. Interrupts 19.6.6. Events 19.6.7. Sleep Mode Operation 19.6.8. Synchronization 19.6.9. Additional Features 19.6.9.1. Periodic Events 19.6.9.2. Frequency Correction 19.7. Register Summary 19.8. Register Description 19.8.1. Control - MODE0 19.8.2. Control - MODE1 19.8.3. Control - MODE2 19.8.4. Read Request 19.8.5. Event Control - MODE0 19.8.6. Event Control - MODE1 19.8.7. Event Control - MODE2 19.8.8. Interrupt Enable Clear - MODE0 19.8.9. Interrupt Enable Clear - MODE1 19.8.10. Interrupt Enable Clear - MODE2 19.8.11. Interrupt Enable Set - MODE0 19.8.12. Interrupt Enable Set - MODE1 19.8.13. Interrupt Enable Set - MODE2 19.8.14. Interrupt Flag Status and Clear - MODE0 19.8.15. Interrupt Flag Status and Clear - MODE1 19.8.16. Interrupt Flag Status and Clear - MODE2 19.8.17. Status 19.8.18. Debug Control 19.8.19. Frequency Correction 19.8.20. Counter Value - MODE0 19.8.21. Counter Value - MODE1 19.8.22. Clock Value - MODE2 19.8.23. Counter Period - MODE1 19.8.24. Compare n Value - MODE0 19.8.25. Compare n Value - MODE1 19.8.26. Alarm 0 Value - MODE2 19.8.27. Alarm n Mask - MODE2 20. DMAC – Direct Memory Access Controller 20.1. Overview 20.2. Features 20.3. Block Diagram 20.4. Signal Description 20.5. Product Dependencies 20.5.1. I/O Lines 20.5.2. Power Management 20.5.3. Clocks 20.5.4. DMA 20.5.5. Interrupts 20.5.6. Events 20.5.7. Debug Operation 20.5.8. Register Access Protection 20.5.9. Analog Connections 20.6. Functional Description 20.6.1. Principle of Operation 20.6.1.1. DMA 20.6.1.2. CRC 20.6.2. Basic Operation 20.6.2.1. Initialization 20.6.2.2. Enabling, Disabling, and Resetting 20.6.2.3. Transfer Descriptors 20.6.2.4. Arbitration 20.6.2.5. Data Transmission 20.6.2.6. Transfer Triggers and Actions 20.6.2.7. Addressing 20.6.2.8. Error Handling 20.6.3. Additional Features 20.6.3.1. Linked Descriptors 20.6.3.1.1. Adding Descriptor to the End of a List 20.6.3.1.2. Modifying a Descriptor in a List 20.6.3.1.3. Adding a Descriptor Between Existing Descriptors 20.6.3.2. Channel Suspend 20.6.3.3. Channel Resume and Next Suspend Skip 20.6.3.4. Event Input Actions 20.6.3.5. Event Output Selection 20.6.3.6. Aborting Transfers 20.6.3.7. CRC Operation 20.6.4. DMA Operation 20.6.5. Interrupts 20.6.6. Events 20.6.7. Sleep Mode Operation 20.6.8. Synchronization 20.7. Register Summary 20.8. Register Description 20.8.1. Control 20.8.2. CRC Control 20.8.3. CRC Data Input 20.8.4. CRC Checksum 20.8.5. CRC Status 20.8.6. Debug Control 20.8.7. Quality of Service Control 20.8.8. Software Trigger Control 20.8.9. Priority Control 0 20.8.10. Interrupt Pending 20.8.11. Interrupt Status 20.8.12. Busy Channels 20.8.13. Pending Channels 20.8.14. Active Channel and Levels 20.8.15. Descriptor Memory Section Base Address 20.8.16. Write-Back Memory Section Base Address 20.8.17. Channel ID 20.8.18. Channel Control A 20.8.19. Channel Control B 20.8.20. Channel Interrupt Enable Clear 20.8.21. Channel Interrupt Enable Set 20.8.22. Channel Interrupt Flag Status and Clear 20.8.23. Channel Status 20.9. Register Summary - SRAM 20.10. Register Description - SRAM 20.10.1. Block Transfer Control 20.10.2. Block Transfer Count 20.10.3. Block Transfer Source Address 20.10.4. Block Transfer Destination Address 20.10.5. Next Descriptor Address 21. EIC – External Interrupt Controller 21.1. Overview 21.2. Features 21.3. Block Diagram 21.4. Signal Description 21.5. Product Dependencies 21.5.1. I/O Lines 21.5.2. Power Management 21.5.3. Clocks 21.5.4. DMA 21.5.5. Interrupts 21.5.6. Events 21.5.7. Debug Operation 21.5.8. Register Access Protection 21.5.9. Analog Connections 21.6. Functional Description 21.6.1. Principle of Operation 21.6.2. Basic Operation 21.6.2.1. Initialization 21.6.2.2. Enabling, Disabling and Resetting 21.6.3. External Pin Processing 21.6.4. Additional Features 21.6.4.1. Non-Maskable Interrupt (NMI) 21.6.5. DMA Operation 21.6.6. Interrupts 21.6.7. Events 21.6.8. Sleep Mode Operation 21.6.9. Synchronization 21.7. Register Summary 21.8. Register Description 21.8.1. Control 21.8.2. Status 21.8.3. Non-Maskable Interrupt Control 21.8.4. Non-Maskable Interrupt Flag Status and Clear 21.8.5. Event Control 21.8.6. Interrupt Enable Clear 21.8.7. Interrupt Enable Set 21.8.8. Interrupt Flag Status and Clear 21.8.9. Wake-Up Enable 21.8.10. Configuration n 22. NVMCTRL – Non-Volatile Memory Controller 22.1. Overview 22.2. Features 22.3. Block Diagram 22.4. Signal Description 22.5. Product Dependencies 22.5.1. Power Management 22.5.2. Clocks 22.5.3. Interrupts 22.5.4. Debug Operation 22.5.5. Register Access Protection 22.5.6. Analog Connections 22.6. Functional Description 22.6.1. Principle of Operation 22.6.1.1. Initialization 22.6.2. Memory Organization 22.6.3. Region Lock Bits 22.6.4. Command and Data Interface 22.6.4.1. NVM Read 22.6.4.2. RWWEE Read 22.6.4.3. NVM Write 22.6.4.3.1. Procedure for Manual Page Writes (CTRLB.MANW=1) 22.6.4.3.2. Procedure for Automatic Page Writes (CTRLB.MANW=0) 22.6.4.4. Page Buffer Clear 22.6.4.5. Erase Row 22.6.4.5.1. Procedure for Erase Row 22.6.4.6. Lock and Unlock Region 22.6.4.7. Set and Clear Power Reduction Mode 22.6.5. NVM User Configuration 22.6.6. Security Bit 22.6.7. Cache 22.7. Register Summary 22.8. Register Description 22.8.1. Control A 22.8.2. Control B 22.8.3. NVM Parameter 22.8.4. Interrupt Enable Clear 22.8.5. Interrupt Enable Set 22.8.6. Interrupt Flag Status and Clear 22.8.7. Status 22.8.8. Address 22.8.9. Lock Section 23. PORT - I/O Pin Controller 23.1. Overview 23.2. Features 23.3. Block Diagram 23.4. Signal Description 23.5. Product Dependencies 23.5.1. I/O Lines 23.5.2. Power Management 23.5.3. Clocks 23.5.4. DMA 23.5.5. Interrupts 23.5.6. Events 23.5.7. Debug Operation 23.5.8. Register Access Protection 23.5.9. Analog Connections 23.5.10. CPU Local Bus 23.6. Functional Description 23.6.1. Principle of Operation 23.6.2. Basic Operation 23.6.2.1. Initialization 23.6.2.2. Operation 23.6.3. I/O Pin Configuration 23.6.3.1. Pin Configurations Summary 23.6.3.2. Input Configuration 23.6.3.3. Totem-Pole Output 23.6.3.4. Digital Functionality Disabled 23.6.4. PORT Access Priority 23.7. Register Summary 23.8. Register Description 23.8.1. Data Direction 23.8.2. Data Direction Clear 23.8.3. Data Direction Set 23.8.4. Data Direction Toggle 23.8.5. Data Output Value 23.8.6. Data Output Value Clear 23.8.7. Data Output Value Set 23.8.8. Data Output Value Toggle 23.8.9. Data Input Value 23.8.10. Control 23.8.11. Write Configuration 23.8.12. Peripheral Multiplexing n 23.8.13. Pin Configuration 24. EVSYS – Event System 24.1. Overview 24.2. Features 24.3. Block Diagram 24.4. Signal Description 24.5. Product Dependencies 24.5.1. I/O Lines 24.5.2. Power Management 24.5.3. Clocks 24.5.4. DMA 24.5.5. Interrupts 24.5.6. Events 24.5.7. Debug Operation 24.5.8. Register Access Protection 24.5.9. Analog Connections 24.6. Functional Description 24.6.1. Principle of Operation 24.6.2. Basic Operation 24.6.2.1. Initialization 24.6.2.2. Enabling, Disabling and Resetting 24.6.2.3. User Multiplexer Setup 24.6.2.4. Channel Setup 24.6.2.5. Channel Path 24.6.2.5.1. Asynchronous Path 24.6.2.5.2. Synchronous Path 24.6.2.5.3. Resynchronized Path 24.6.2.6. Edge Detection 24.6.2.7. Event Generators 24.6.2.8. Channel Status 24.6.2.9. Software Event 24.6.3. Interrupts 24.6.3.1. The Overrun Channel n Interrupt 24.6.3.2. The Event Detected Channel n Interrupt 24.6.4. Sleep Mode Operation 24.7. Register Summary 24.8. Register Description 24.8.1. Control 24.8.2. Channel 24.8.3. User Multiplexer 24.8.4. Channel Status 24.8.5. Interrupt Enable Clear 24.8.6. Interrupt Enable Set 24.8.7. Interrupt Flag Status and Clear 25. SERCOM – Serial Communication Interface 25.1. Overview 25.2. Features 25.3. Block Diagram 25.4. Signal Description 25.5. Product Dependencies 25.5.1. I/O Lines 25.5.2. Power Management 25.5.3. Clocks 25.5.4. DMA 25.5.5. Interrupts 25.5.6. Events 25.5.7. Debug Operation 25.5.8. Register Access Protection 25.5.9. Analog Connections 25.6. Functional Description 25.6.1. Principle of Operation 25.6.2. Basic Operation 25.6.2.1. Initialization 25.6.2.2. Enabling, Disabling, and Resetting 25.6.2.3. Clock Generation – Baud-Rate Generator 25.6.2.3.1. Asynchronous Arithmetic Mode BAUD Value Selection 25.6.3. Additional Features 25.6.3.1. Address Match and Mask 25.6.3.1.1. Address With Mask 25.6.3.1.2. Two Unique Addresses 25.6.3.1.3. Address Range 25.6.4. DMA Operation 25.6.5. Interrupts 25.6.6. Events 25.6.7. Sleep Mode Operation 25.6.8. Synchronization 26. SERCOM USART – SERCOM Universal Synchronous and Asynchronous Receiver and Transmitter 26.1. Overview 26.2. USART Features 26.3. Block Diagram 26.4. Signal Description 26.5. Product Dependencies 26.5.1. I/O Lines 26.5.2. Power Management 26.5.3. Clocks 26.5.4. DMA 26.5.5. Interrupts 26.5.6. Events 26.5.7. Debug Operation 26.5.8. Register Access Protection 26.5.9. Analog Connections 26.6. Functional Description 26.6.1. Principle of Operation 26.6.2. Basic Operation 26.6.2.1. Initialization 26.6.2.2. Enabling, Disabling, and Resetting 26.6.2.3. Clock Generation and Selection 26.6.2.3.1. Synchronous Clock Operation 26.6.2.4. Data Register 26.6.2.5. Data Transmission 26.6.2.5.1. Disabling the Transmitter 26.6.2.6. Data Reception 26.6.2.6.1. Disabling the Receiver 26.6.2.6.2. Error Bits 26.6.2.6.3. Asynchronous Data Reception 26.6.2.6.4. Asynchronous Operational Range 26.6.3. Additional Features 26.6.3.1. Parity 26.6.3.2. Hardware Handshaking 26.6.3.3. IrDA Modulation and Demodulation 26.6.3.4. Break Character Detection and Auto-Baud 26.6.3.5. Collision Detection 26.6.3.6. Loop-Back Mode 26.6.3.7. Start-of-Frame Detection 26.6.3.8. Sample Adjustment 26.6.4. DMA, Interrupts and Events 26.6.4.1. DMA Operation 26.6.4.2. Interrupts 26.6.4.3. Events 26.6.5. Sleep Mode Operation 26.6.6. Synchronization 26.7. Register Summary 26.8. Register Description 26.8.1. Control A 26.8.2. Control B 26.8.3. Baud 26.8.4. Receive Pulse Length Register 26.8.5. Interrupt Enable Clear 26.8.6. Interrupt Enable Set 26.8.7. Interrupt Flag Status and Clear 26.8.8. Status 26.8.9. Synchronization Busy 26.8.10. Data 26.8.11. Debug Control 27. SERCOM SPI – SERCOM Serial Peripheral Interface 27.1. Overview 27.2. Features 27.3. Block Diagram 27.4. Signal Description 27.5. Product Dependencies 27.5.1. I/O Lines 27.5.2. Power Management 27.5.3. Clocks 27.5.4. DMA 27.5.5. Interrupts 27.5.6. Events 27.5.7. Debug Operation 27.5.8. Register Access Protection 27.5.9. Analog Connections 27.6. Functional Description 27.6.1. Principle of Operation 27.6.2. Basic Operation 27.6.2.1. Initialization 27.6.2.2. Enabling, Disabling, and Resetting 27.6.2.3. Clock Generation 27.6.2.4. Data Register 27.6.2.5. SPI Transfer Modes 27.6.2.6. Transferring Data 27.6.2.6.1. Master 27.6.2.6.2. Slave 27.6.2.7. Receiver Error Bit 27.6.3. Additional Features 27.6.3.1. Address Recognition 27.6.3.2. Preloading of the Slave Shift Register 27.6.3.3. Master with Several Slaves 27.6.3.4. Loop-Back Mode 27.6.3.5. Hardware Controlled SS 27.6.3.6. Slave Select Low Detection 27.6.4. DMA, Interrupts, and Events 27.6.4.1. DMA Operation 27.6.4.2. Interrupts 27.6.4.3. Events 27.6.5. Sleep Mode Operation 27.6.6. Synchronization 27.7. Register Summary 27.8. Register Description 27.8.1. Control A 27.8.2. Control B 27.8.3. Baud Rate 27.8.4. Interrupt Enable Clear 27.8.5. Interrupt Enable Set 27.8.6. Interrupt Flag Status and Clear 27.8.7. Status 27.8.8. Synchronization Busy 27.8.9. Address 27.8.10. Data 27.8.11. Debug Control 28. SERCOM I2C – SERCOM Inter-Integrated Circuit 28.1. Overview 28.2. Features 28.3. Block Diagram 28.4. Signal Description 28.5. Product Dependencies 28.5.1. I/O Lines 28.5.2. Power Management 28.5.3. Clocks 28.5.4. DMA 28.5.5. Interrupts 28.5.6. Events 28.5.7. Debug Operation 28.5.8. Register Access Protection 28.5.9. Analog Connections 28.6. Functional Description 28.6.1. Principle of Operation 28.6.2. Basic Operation 28.6.2.1. Initialization 28.6.2.2. Enabling, Disabling, and Resetting 28.6.2.3. I2C Bus State Logic 28.6.2.4. I2C Master Operation 28.6.2.4.1. Master Clock Generation 28.6.2.4.1.1. Clock Generation (Standard-Mode, Fast-Mode, and Fast-Mode Plus) 28.6.2.4.1.2. Master Clock Generation (High-Speed Mode) 28.6.2.4.2. Transmitting Address Packets 28.6.2.4.3. Transmitting Data Packets 28.6.2.4.4. Receiving Data Packets (SCLSM=0) 28.6.2.4.5. Receiving Data Packets (SCLSM=1) 28.6.2.4.6. High-Speed Mode 28.6.2.4.7. 10-Bit Addressing 28.6.2.5. I2C Slave Operation 28.6.2.5.1. Receiving Address Packets (SCLSM=0) 28.6.2.5.2. Receiving Address Packets (SCLSM=1) 28.6.2.5.3. Receiving and Transmitting Data Packets 28.6.2.5.4. High-Speed Mode 28.6.2.5.5. 10-Bit Addressing 28.6.2.5.6. PMBus Group Command 28.6.3. Additional Features 28.6.3.1. SMBus 28.6.3.2. Smart Mode 28.6.3.3. 4-Wire Mode 28.6.3.4. Quick Command 28.6.4. DMA, Interrupts and Events 28.6.4.1. DMA Operation 28.6.4.1.1. Slave DMA 28.6.4.1.2. Master DMA 28.6.4.2. Interrupts 28.6.4.3. Events 28.6.5. Sleep Mode Operation 28.6.6. Synchronization 28.7. Register Summary - I2C Slave 28.8. Register Description - I2C Slave 28.8.1. Control A 28.8.2. Control B 28.8.3. Interrupt Enable Clear 28.8.4. Interrupt Enable Set 28.8.5. Interrupt Flag Status and Clear 28.8.6. Status 28.8.7. Synchronization Busy 28.8.8. Address 28.8.9. Data 28.9. Register Summary - I2C Master 28.10. Register Description - I2C Master 28.10.1. Control A 28.10.2. Control B 28.10.3. Baud Rate 28.10.4. Interrupt Enable Clear 28.10.5. Interrupt Enable Clear 28.10.6. Interrupt Flag Status and Clear 28.10.7. Status 28.10.8. Synchronization Busy 28.10.9. Address 28.10.10. Data 28.10.11. Debug Control 29. TC – Timer/Counter 29.1. Overview 29.2. Features 29.3. Block Diagram 29.4. Signal Description 29.5. Product Dependencies 29.5.1. I/O Lines 29.5.2. Power Management 29.5.3. Clocks 29.5.4. DMA 29.5.5. Interrupts 29.5.6. Events 29.5.7. Debug Operation 29.5.8. Register Access Protection 29.5.9. Analog Connections 29.6. Functional Description 29.6.1. Principle of Operation 29.6.2. Basic Operation 29.6.2.1. Initialization 29.6.2.2. Enabling, Disabling and Resetting 29.6.2.3. Prescaler Selection 29.6.2.4. Counter Mode 29.6.2.5. Counter Operations 29.6.2.5.1. Stop Command and Event Action 29.6.2.5.2. Re-Trigger Command and Event Action 29.6.2.5.3. Count Event Action 29.6.2.5.4. Start Event Action 29.6.2.6. Compare Operations 29.6.2.6.1. Waveform Output Operations 29.6.2.6.2. Frequency Operation 29.6.2.6.3. PWM Operation 29.6.2.6.4. Changing the Top Value 29.6.2.7. Capture Operations 29.6.2.7.1. Event Capture Action 29.6.2.7.2. Period and Pulse-Width (PPW) Capture Action 29.6.3. Additional Features 29.6.3.1. One-Shot Operation 29.6.4. DMA, Interrupts and Events 29.6.4.1. DMA Operation 29.6.4.2. Interrupts 29.6.4.3. Events 29.6.5. Sleep Mode Operation 29.6.6. Synchronization 29.7. Register Summary 29.8. Register Description 29.8.1. Control A 29.8.2. Read Request 29.8.3. Control B Clear 29.8.4. Control B Set 29.8.5. Control C 29.8.6. Debug Control 29.8.7. Event Control 29.8.8. Interrupt Enable Clear 29.8.9. Interrupt Enable Set 29.8.10. Interrupt Flag Status and Clear 29.8.11. Status 29.8.12. Counter Value 29.8.12.1. Counter Value, 8-bit Mode 29.8.12.2. Counter Value, 16-bit Mode 29.8.12.3. Counter Value, 32-bit Mode 29.8.13. Period Value 29.8.13.1. Period Value, 8-bit Mode 29.8.14. Compare/Capture 29.8.14.1. Channel x Compare/Capture Value, 8-bit Mode 29.8.14.2. Channel x Compare/Capture Value, 16-bit Mode 29.8.14.3. Channel x Compare/Capture Value, 32-bit Mode 30. TCC – Timer/Counter for Control Applications 30.1. Overview 30.2. Features 30.3. Block Diagram 30.4. Signal Description 30.5. Product Dependencies 30.5.1. I/O Lines 30.5.2. Power Management 30.5.3. Clocks 30.5.4. DMA 30.5.5. Interrupts 30.5.6. Events 30.5.7. Debug Operation 30.5.8. Register Access Protection 30.5.9. Analog Connections 30.6. Functional Description 30.6.1. Principle of Operation 30.6.2. Basic Operation 30.6.2.1. Initialization 30.6.2.2. Enabling, Disabling, and Resetting 30.6.2.3. Prescaler Selection 30.6.2.4. Counter Operation 30.6.2.5. Compare Operations 30.6.2.5.1. Waveform Output Generation Operations 30.6.2.5.2. Normal Frequency (NFRQ) 30.6.2.5.3. Match Frequency (MFRQ) 30.6.2.5.4. Normal Pulse-Width Modulation (NPWM) 30.6.2.5.5. Single-Slope PWM Operation 30.6.2.5.6. Dual-Slope PWM Generation 30.6.2.5.7. Dual-Slope Critical PWM Generation 30.6.2.5.8. Output Polarity 30.6.2.6. Double Buffering 30.6.2.7. Capture Operations 30.6.3. Additional Features 30.6.3.1. One-Shot Operation 30.6.3.2. Circular Buffer 30.6.3.3. Dithering Operation 30.6.3.4. Ramp Operations 30.6.3.5. Recoverable Faults 30.6.3.6. Non-Recoverable Faults 30.6.3.7. Waveform Extension 30.6.4. DMA, Interrupts, and Events 30.6.4.1. DMA Operation 30.6.4.2. Interrupts 30.6.4.3. Events 30.6.5. Sleep Mode Operation 30.6.6. Synchronization 30.7. Register Summary 30.8. Register Description 30.8.1. Control A 30.8.2. Control B Clear 30.8.3. Control B Set 30.8.4. Synchronization Busy 30.8.5. Fault Control A and B 30.8.6. Waveform Extension Control 30.8.7. Driver Control 30.8.8. Debug control 30.8.9. Event Control 30.8.10. Interrupt Enable Clear 30.8.11. Interrupt Enable Set 30.8.12. Interrupt Flag Status and Clear 30.8.13. Status 30.8.14. Counter Value 30.8.15. Pattern 30.8.16. Waveform 30.8.17. Period Value 30.8.18. Compare/Capture Channel x 30.8.19. Pattern Buffer 30.8.20. Waveform Buffer 30.8.21. Period Buffer Value 30.8.22. Channel x Compare/Capture Buffer Value 31. ADC – Analog-to-Digital Converter 31.1. Overview 31.2. Features 31.3. Block Diagram 31.4. Signal Description 31.5. Product Dependencies 31.5.1. I/O Lines 31.5.2. Power Management 31.5.3. Clocks 31.5.4. DMA 31.5.5. Interrupts 31.5.6. Events 31.5.7. Debug Operation 31.5.8. Register Access Protection 31.5.9. Analog Connections 31.5.10. Calibration 31.6. Functional Description 31.6.1. Principle of Operation 31.6.2. Basic Operation 31.6.2.1. Initialization 31.6.2.2. Enabling, Disabling and Reset 31.6.2.3. Operation 31.6.3. Prescaler 31.6.4. ADC Resolution 31.6.5. Differential and Single-Ended Conversions 31.6.5.1. Conversion Timing 31.6.6. Accumulation 31.6.7. Averaging 31.6.8. Oversampling and Decimation 31.6.9. Window Monitor 31.6.10. Offset and Gain Correction 31.6.11. DMA Operation 31.6.12. Interrupts 31.6.13. Events 31.6.14. Sleep Mode Operation 31.6.15. Synchronization 31.7. Register Summary 31.8. Register Description 31.8.1. Control A 31.8.2. Reference Control 31.8.3. Average Control 31.8.4. Sampling Time Control 31.8.5. Control B 31.8.6. Window Monitor Control 31.8.7. Software Trigger 31.8.8. Input Control 31.8.9. Event Control 31.8.10. Interrupt Enable Clear 31.8.11. Interrupt Enable Set 31.8.12. Interrupt Flag Status and Clear 31.8.13. Status 31.8.14. Result 31.8.15. Window Monitor Lower Threshold 31.8.16. Window Monitor Upper Threshold 31.8.17. Gain Correction 31.8.18. Offset Correction 31.8.19. Calibration 31.8.20. Debug Control 32. AC – Analog Comparators 32.1. Overview 32.2. Features 32.3. Block Diagram 32.4. Signal Description 32.5. Product Dependencies 32.5.1. I/O Lines 32.5.2. Power Management 32.5.3. Clocks 32.5.4. DMA 32.5.5. Interrupts 32.5.6. Events 32.5.7. Debug Operation 32.5.8. Register Access Protection 32.5.9. Analog Connections 32.6. Functional Description 32.6.1. Principle of Operation 32.6.2. Basic Operation 32.6.2.1. Initialization 32.6.2.2. Enabling, Disabling and Resetting 32.6.2.3. Comparator Configuration 32.6.2.4. Starting a Comparison 32.6.2.4.1. Continuous Measurement 32.6.2.4.2. Single-Shot 32.6.3. Selecting Comparator Inputs 32.6.4. Window Operation 32.6.5. Voltage Doubler 32.6.6. VDDANA Scaler 32.6.7. Input Hysteresis 32.6.8. Propagation Delay vs. Power Consumption 32.6.9. Filtering 32.6.10. Comparator Output 32.6.11. Offset Compensation 32.6.12. Interrupts 32.6.13. Events 32.6.14. Sleep Mode Operation 32.6.14.1. Continuous Measurement during Sleep 32.6.14.2. Single-Shot Measurement during Sleep 32.6.15. Synchronization 32.7. Register Summary 32.8. Register Description 32.8.1. Control A 32.8.2. Control B 32.8.3. Event Control 32.8.4. Interrupt Enable Clear 32.8.5. Interrupt Enable Set 32.8.6. Interrupt Flag Status and Clear 32.8.7. Status A 32.8.8. Status B 32.8.9. Status A 32.8.10. Window Control 32.8.11. Comparator Control n 32.8.12. Scaler n 33. DAC – Digital-to-Analog Converter 33.1. Overview 33.2. Features 33.3. Block Diagram 33.4. Signal Description 33.5. Product Dependencies 33.5.1. I/O Lines 33.5.2. Power Management 33.5.3. Clocks 33.5.4. DMA 33.5.5. Interrupts 33.5.6. Events 33.5.7. Debug Operation 33.5.8. Register Access Protection 33.5.9. Analog Connections 33.6. Functional Description 33.6.1. Principle of Operation 33.6.2. Basic Operation 33.6.2.1. Initialization 33.6.2.2. Enabling, Disabling and Resetting 33.6.2.3. Enabling the Output Buffer 33.6.2.4. Digital to Analog Conversion 33.6.3. DMA Operation 33.6.4. Interrupts 33.6.5. Events 33.6.6. Sleep Mode Operation 33.6.7. Synchronization 33.6.8. Additional Features 33.6.8.1. DAC as an Internal Reference 33.6.8.2. Data Buffer 33.6.8.3. Voltage Pump 33.7. Register Summary 33.8. Register Description 33.8.1. Control A 33.8.2. Control B 33.8.3. Event Control 33.8.4. Interrupt Enable Clear 33.8.5. Interrupt Enable Set 33.8.6. Interrupt Flag Status and Clear 33.8.7. Status 33.8.8. Data DAC 33.8.9. Data Buffer 34. Electrical Characteristics 34.1. Disclaimer 34.2. Absolute Maximum Ratings 34.3. General Operating Ratings 34.4. Supply Characteristics 34.5. Maximum Clock Frequencies 34.6. Power Consumption 34.7. Peripheral Power Consumption 34.7.1.  34.8. I/O Pin Characteristics 34.8.1. Normal I/O Pins 34.8.2. I2C Pins 34.8.3. XOSC Pin 34.8.4. XOSC32 Pin 34.8.5. External Reset Pin 34.9. Injection Current 34.10. Analog Characteristics 34.10.1. Voltage Regulator Characteristics 34.10.2. Power-On Reset (POR) Characteristics 34.10.3. Brown-Out Detectors Characteristics 34.10.3.1. BOD33 34.10.4. Analog-to-Digital (ADC) characteristics 34.10.4.1. Performance with the Averaging Digital Feature 34.10.4.2. Performance with the hardware offset and gain correction 34.10.4.3. Inputs and Sample and Hold Acquisition Times 34.10.5. Digital to Analog Converter (DAC) Characteristics 34.10.6. Analog Comparator Characteristics 34.10.7. Internal 1.1V Bandgap Reference Characteristics 34.10.8. Temperature Sensor Characteristics 34.10.8.1. Temperature Sensor Characteristics 34.10.8.2. Software-based Refinement of the Actual Temperature 34.10.8.2.1. Temperature Log Row 34.10.8.2.2. Using Linear Interpolation 34.11. NVM Characteristics 34.12. Oscillators Characteristics 34.12.1. Crystal Oscillator (XOSC) Characteristics 34.12.1.1. Digital Clock Characteristics 34.12.1.2. Crystal Oscillator Characteristics 34.12.2. Digital Frequency Locked Loop (DFLL48M) Characteristics 34.12.3. 32.768kHz Internal oscillator (OSC32K) Characteristics 34.12.4. Ultra Low Power Internal 32kHz RC Oscillator (OSCULP32K) Characteristics 34.12.5. 8MHz RC Oscillator (OSC8M) Characteristics 34.12.6. Fractional Digital Phase Locked Loop (FDPLL96M) Characteristics 34.13. Timing Characteristics 34.13.1. External Reset 34.13.2. SERCOM in SPI Mode Timing 34.13.3. SERCOM in I2C Mode Timing 34.13.4. SWD Timing 35. Packaging Information 35.1. Thermal Considerations 35.1.1. Thermal Resistance Data 35.1.2. Junction Temperature 35.2. Package Drawings 35.2.1. 48 pin QFN 35.2.2. 32 pin TQFP 35.2.3. 32 pin QFN 35.3. Soldering Profile 36. Schematic Checklist 36.1. Introduction 36.1.1. Operation in Noisy Environment 36.2. Power Supply 36.2.1. Power Supply Connections 36.3. External Analog Reference Connections 36.4. External Reset Circuit 36.5. Clocks and Crystal Oscillators 36.5.1. External Clock Source 36.5.2. Crystal Oscillator 36.6. Unused or Unconnected Pins 36.7. Programming and Debug Ports 36.7.1. Cortex Debug Connector (10-pin) 36.7.2. 10-pin JTAGICE3 Compatible Serial Wire Debug Interface 36.7.3. 20-pin IDC JTAG Connector 37. Errata 37.1. Die Revision E 37.1.1. Device 37.1.2. DSU 37.1.3. DFLL48M 37.1.4. FDPLL 37.1.5. DMAC 37.1.6. EIC 37.1.7. NVMCTRL 37.1.8. SERCOM 37.1.9. TCC 37.2. Die Revision F 37.2.1. Device 37.2.2. DSU 37.2.3. DFLL48M 37.2.4. FDPLL 37.2.5. DMAC 37.2.6. EIC 37.2.7. NVMCTRL 37.2.8. SERCOM 37.2.9. TCC 38. Conventions 38.1. Numerical Notation 38.2. Memory Size and Type 38.3. Frequency and Time 38.4. Registers and Bits 39. Acronyms and Abbreviations 40. Datasheet Revision History 40.1. Rev.A – 01/2017 40.2. Rev. O – 12/2016 40.3. Rev.N – 04/2016 40.4. Rev.M – 01/2016 40.5. Rev.L – 12/2015 40.6. Rev.K – 11/2015 40.7. Rev.J – 10/2015 40.8. Rev. I – 09/2015 40.9. Rev. H – 08/2015 40.10. Rev. G – 03/2015 40.11. Rev. F – 03/2015 40.12. Rev. E – 02/2015 40.13. Rev. D – 01/2015 40.14. Rev. C – 12/2014 40.15. Rev. B – 10/2014 40.16. Rev. A – 07/2014 41. Appendix A. Electrical Characteristics at 125°C 41.1. Disclaimer 41.2. Absolute Maximum Ratings 41.3. General Operating Ratings 41.4. Maximum Clock Frequencies 41.5. Power Consumption 41.6. Analog Characteristics 41.6.1. Power-On Reset (POR) Characteristics 41.6.2. Brown-Out Detectors Characteristics 41.6.2.1. BOD33 41.6.3. Analog-to-Digital (ADC) characteristics 41.6.4. Inputs and Sample and Hold Acquisition Times 41.6.5. Digital to Analog Converter (DAC) Characteristics 41.6.6. Analog Comparator Characteristics 41.6.7. Temperature Sensor Characteristics 41.7. NVM Characteristics 41.8. Oscillators Characteristics 41.8.1. Crystal Oscillator (XOSC) Characteristics 41.8.1.1. Digital Clock Characteristics 41.8.1.2. Crystal Oscillator Characteristics 41.8.2. Digital Frequency Locked Loop (DFLL48M) Characteristics 41.8.3. 32.768kHz Internal oscillator (OSC32K) Characteristics 41.8.4. Ultra Low Power Internal 32kHz RC Oscillator (OSCULP32K) Characteristics 41.8.5. 8MHz RC Oscillator (OSC8M) Characteristics 41.8.6. Fractional Digital Phase Locked Loop (FDPLL96M) Characteristics 41.9. Timing Characteristics 41.9.1. SERCOM in SPI Mode Timing 41.9.2. SERCOM in I2C Mode Timing 42. Appendix B. Electrical Characteristics at 105°C 42.1. Disclaimer 42.2. Absolute Maximum Ratings 42.3. General Operating Ratings 42.4. Maximum Clock Frequencies 42.5. Power Consumption 42.6. Analog Characteristics 42.6.1. Power-On Reset (POR) Characteristics 42.6.2. Brown-Out Detectors Characteristics 42.6.2.1. BOD33 Characteristics 42.6.3. Analog-to-Digital Converter (ADC) Characteristics 42.6.3.1. Performance with the Averaging Digital Feature 42.6.3.2. Performance with the hardware offset and gain correction 42.6.3.3. Inputs and Sample and Hold Acquisition Times 42.6.4. Digital to Analog Converter (DAC) Characteristics 42.6.5. Analog Comparator Characteristics 42.7. NVM Characteristics 42.8. Oscillators Characteristics 42.8.1. Crystal Oscillator (XOSC) Characteristics 42.8.1.1. Digital Clock Characteristics 42.8.1.2. Crystal Oscillator Characteristics 42.8.2. Digital Frequency Locked Loop (DFLL48M) Characteristics 42.8.3. 32.768kHz Internal oscillator (OSC32K) Characteristics 42.8.4. Ultra Low Power Internal 32kHz RC Oscillator (OSCULP32K) Characteristics 42.8.5. 8MHz RC Oscillator (OSC8M) Characteristics 42.8.6. Fractional Digital Phase Locked Loop (FDPLL96M) Characteristics 42.9. Timing Characteristics 42.9.1. SERCOM in SPI Mode Timing 42.9.2. SERCOM in I2C Mode Timing The Microchip Web Site Customer Change Notification Service Customer Support Product Identification System Microchip Devices Code Protection Feature Legal Notice Trademarks Quality Management System Certified by DNV Worldwide Sales and Service