Datasheet ATtiny24A, ATtiny44A, ATtiny84A. Appendix B. Specification at 125°C (Microchip) - 4

link to page 21 link to page 21 link to page 23 link to page 44 link to page 45 link to page 4 link to page 4 link to page 4
Symbol Parameter Condition Min Typ
(1)
Max Units
f = 1MHz, V = 2V 0.25 0.5 mA CC Supply Current, f = 4MHz, V = 3V 1.2 2 mA Active Mode (9) CC f = 8MHz, VCC = 5V 4.4 7 mA f = 1MHz, V = 2V 0.04 0.2 mA CC ICC Supply Current, f = 4MHz, V = 3V 0.25 0.6 mA Idle Mode (9) CC f = 8MHz, VCC = 5V 1.3 2 mA Supply Current, WDT enabled, VCC = 3V 4 20 µA Power-Down Mode (10) WDT disabled, V = 3V 0.2 10 µA CC Notes: 1. Typical values at 25C. 2. “Min” means the lowest value where the pin is guaranteed to be read as high. 3. “Max” means the highest value where the pin is guaranteed to be read as low. 4. Not tested in production. 5. Although each I/O port can sink more than the test conditions (10 mA at V = 5V, 5 mA at V = 3V) under steady CC CC state conditions (non-transient), the sum of all I (for all ports) should not exceed 60 mA. If I exceeds the test con- OL OL ditions, V may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test OL condition. 6. Although each I/O port can source more than the test conditions (10 mA at V = 5V, 5 mA at V = 3V) under steady CC CC state conditions (non-transient), the sum of all I (for all ports) should not exceed 60 mA. If I exceeds the test con- OH OH dition, V may exceed the related specification. Pins are not guaranteed to source current greater than the listed test OH condition. 7. The RESET pin must tolerate high voltages when entering and operating in programming modes and, as a conse- quence, has a weak drive strength as compared to regular I/O pins. See figures, for ATtiny24A, from Figure 3-22 on page 21 to Figure 3-25 on page 23, and for ATtiny44A, from Figure 3-67 on page 44 to Figure 3-70 on page 45. 8. These are test limits, which account for leakage currents of the test environment. Actual device leakage currents are lower. 9. Values are with external clock using methods described in “Minimizing Power Consumption”. Power reduction is enabled (PRR = 0xFF) and there is no I/O drive. 10. BOD disabled. ATtiny24A/44A/84A [DATASHEET APPENDIX B] 4 8183H–AVR–10/2013 Document Outline Appendix B – ATtiny24A/44A/84A Specification at 125°C 1. Memories 1.1 EEPROM Data Memory 2. Electrical Characteristics 2.1 Absolute Maximum Ratings* 2.2 DC Characteristics 2.3 Speed 2.3.1 ATtiny24A and ATtiny44A 2.3.2 ATtiny84A 2.4 Clock Characteristics 2.4.1 Accuracy of Calibrated Internal Oscillator 2.5 System and Reset Characteristics 2.5.1 Power-On Reset 2.6 Analog Comparator Characteristics 2.7 ADC Characteristics 2.8 Serial Programming Characteristics 2.8.1 ATtiny24A and ATtiny44A 2.8.2 ATtiny84A 3. Typical Characteristics 3.1 ATtiny24A 3.1.1 Current Consumption in Active Mode 3.1.2 Current Consumption in Idle Mode 3.1.3 Current Consumption in Power-down Mode 3.1.4 Current Consumption of Peripheral Units 3.1.5 Pull-up Resistors 3.1.6 Output Driver Strength 3.1.7 Input Threshold and Hysteresis (for I/O Ports) 3.1.8 BOD, Bandgap and Reset 3.1.9 Analog Comparator Offset 3.1.10 Internal Oscillator Speed 3.2 ATtiny44A 3.2.1 Current Consumption in Active Mode 3.2.2 Current Consumption in Idle Mode 3.2.3 Current Consumption in Power-down Mode 3.2.4 Current Consumption of Peripheral Units 3.2.5 Pull-up Resistors 3.2.6 Output Driver Strength 3.2.7 Input Threshold and Hysteresis (for I/O Ports) 3.2.8 BOD, Bandgap and Reset 3.2.9 Analog Comparator Offset 3.2.10 Internal Oscillator Speed 3.3 ATtiny84A 3.3.1 Current Consumption in Active Mode 3.3.2 Current Consumption in Idle Mode 3.3.3 Current Consumption in Power-down Mode 3.3.4 Current Consumption in Reset 3.3.5 Current Consumption of Peripheral Units 3.3.6 Pull-up Resistors 3.3.7 Output Driver Strength 3.3.8 Input Threshold and Hysteresis (for I/O Ports) 3.3.9 BOD, Bandgap and Reset 3.3.10 Analog Comparator Offset 3.3.11 Internal Oscillator Speed 4. Ordering Information 4.1 ATtiny24A 4.2 ATtiny44A 4.3 ATtiny84A 5. Revision History