Datasheet LTC4305 (Analog Devices)
| 制造商 | Analog Devices |
| 描述 | 2-Channel, 2-Wire Bus Multiplexer with Capacitance Buffering |
| 页数 / 页 | 20 / 1 — FEATURES. DESCRIPTIO. 1:2 2-Wire Multiplexer/Switch. Connect SDA and SCL … |
| 文件格式/大小 | PDF / 256 Kb |
| 文件语言 | 英语 |
FEATURES. DESCRIPTIO. 1:2 2-Wire Multiplexer/Switch. Connect SDA and SCL Lines with 2-Wire Bus. Commands
该数据表的模型线
文件文字版本
LTC4305 2-Channel, 2-Wire Bus Multiplexer with Capacitance Buffering
U FEATURES DESCRIPTIO
■
1:2 2-Wire Multiplexer/Switch
The LTC®4305 is a 2-channel, 2-wire bus multiplexer with ■
Connect SDA and SCL Lines with 2-Wire Bus
bus buffers to provide capacitive isolation between the
Commands
upstream bus and downstream buses. Through software ■
Supply Independent Bidirectional Buffer for SDA
control, the LTC4305 connects the upstream 2-wire bus
and SCL Lines Increases Fan-Out
to any desired combination of downstream channels. ■
Programmable Disconnect from Stuck Bus
Each channel can be pulled up to a supply voltage ranging ■ Compatible with I2C and SMBus Standards from 2.2V to 5.5V, independent of the LTC4305 supply ■ Rise Time Accelerator Circuitry voltage. The downstream channels are also provided with ■ SMBus Compatible ALERT Response Protocol an ALERT1–ALERT2 inputs for fault reporting. ■ Prevents SDA and SCL Corruption During Live Board Programmable timeout circuitry disconnects the down- Insertion and Removal from Backplane stream buses if the bus is stuck low. When activated, rise ■ ±10kV Human Body Model ESD Ruggedness time accelerators source currents into the 2-wire bus pins ■ 16-Lead (4mm × 5mm) DFN and SSOP Packages to reduce rise time. Driving the ENABLE pin low restores
U
all features to their default states. Three address pins
APPLICATIO S
provide 27 distinct addresses. The LTC4305 is available in 16-lead (4mm ■ × 5mm) DFN Nested Addressing and SSOP packages. ■ 5V/3.3V Level Translator ■ Capacitance Buffer/Bus Extender , LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Patent Pending.
U TYPICAL APPLICATIO A Level-Shifting and Nested Addressing Application I2C Bus Waveforms
2.5V 3.3V 0.01µF VCC = 3.3V 10k 10k 10k 10k 10k 10k VBACK = 2.5V SCLIN VCC 2V/DIV SCLIN SCL1 MICRO- SFP SDAIN SDA1 VCARD1 = 3.3V CONTROLLER MODULE #1 SCL1 ALERT ALERT1 2V/DIV ADDRESS = 1111 000 5V LTC4305 VCARD2 = 5V 10k 10k 10k SCL2 ADR2 2V/DIV ADR1 SCL2 SFP ADR0 SDA2 4305 TA01b MODULE #2 500ns/DIV GND ALERT2 4305 TA01 ADDRESS = 1111 000 ADDRESS = 1000 100 4305f 1
U FEATURES DESCRIPTIO
■
1:2 2-Wire Multiplexer/Switch
The LTC®4305 is a 2-channel, 2-wire bus multiplexer with ■
Connect SDA and SCL Lines with 2-Wire Bus
bus buffers to provide capacitive isolation between the
Commands
upstream bus and downstream buses. Through software ■
Supply Independent Bidirectional Buffer for SDA
control, the LTC4305 connects the upstream 2-wire bus
and SCL Lines Increases Fan-Out
to any desired combination of downstream channels. ■
Programmable Disconnect from Stuck Bus
Each channel can be pulled up to a supply voltage ranging ■ Compatible with I2C and SMBus Standards from 2.2V to 5.5V, independent of the LTC4305 supply ■ Rise Time Accelerator Circuitry voltage. The downstream channels are also provided with ■ SMBus Compatible ALERT Response Protocol an ALERT1–ALERT2 inputs for fault reporting. ■ Prevents SDA and SCL Corruption During Live Board Programmable timeout circuitry disconnects the down- Insertion and Removal from Backplane stream buses if the bus is stuck low. When activated, rise ■ ±10kV Human Body Model ESD Ruggedness time accelerators source currents into the 2-wire bus pins ■ 16-Lead (4mm × 5mm) DFN and SSOP Packages to reduce rise time. Driving the ENABLE pin low restores
U
all features to their default states. Three address pins
APPLICATIO S
provide 27 distinct addresses. The LTC4305 is available in 16-lead (4mm ■ × 5mm) DFN Nested Addressing and SSOP packages. ■ 5V/3.3V Level Translator ■ Capacitance Buffer/Bus Extender , LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Patent Pending.
U TYPICAL APPLICATIO A Level-Shifting and Nested Addressing Application I2C Bus Waveforms
2.5V 3.3V 0.01µF VCC = 3.3V 10k 10k 10k 10k 10k 10k VBACK = 2.5V SCLIN VCC 2V/DIV SCLIN SCL1 MICRO- SFP SDAIN SDA1 VCARD1 = 3.3V CONTROLLER MODULE #1 SCL1 ALERT ALERT1 2V/DIV ADDRESS = 1111 000 5V LTC4305 VCARD2 = 5V 10k 10k 10k SCL2 ADR2 2V/DIV ADR1 SCL2 SFP ADR0 SDA2 4305 TA01b MODULE #2 500ns/DIV GND ALERT2 4305 TA01 ADDRESS = 1111 000 ADDRESS = 1000 100 4305f 1