Datasheet ADIS16080 (Analog Devices) - 6
| 制造商 | Analog Devices |
| 描述 | ±80°/sec Yaw Rate Gyro with SPI Interface |
| 页数 / 页 | 17 / 6 — ADIS16080. TIMING SPECIFICATIONS. Table 2. Parameter VCC = VDRIVE = 5 V. … |
| 修订版 | C |
| 文件格式/大小 | PDF / 579 Kb |
| 文件语言 | 英语 |
ADIS16080. TIMING SPECIFICATIONS. Table 2. Parameter VCC = VDRIVE = 5 V. Unit. Description. tCONVERT. SCLK. t11. tQUIET. DOUT. ZERO. ADD1. ADD0
该数据表的模型线
文件文字版本
link to page 3 link to page 3 link to page 3 link to page 6 link to page 3 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6
ADIS16080 TIMING SPECIFICATIONS
TA = 25°C, angular rate = 0°/sec, unless otherwise noted.1
Table 2. Parameter VCC = VDRIVE = 5 V Unit Description
f 2 SCLK 10 kHz min 20 MHz max tCONVERT 16 × tSCLK tQUIET 50 ns min Minimum quiet time required between CS rising edge and start of next conversion. t2 10 ns min CS to SCLK setup time. t 3 3 30 ns max Delay from CS until DOUT three-state disabled. t 3 4 40 ns max Data access time after SCLK falling edge. t5 0.4 × tSCLK ns min SCLK low pulse width. t6 0.4 × tSCLK ns min SCLK high pulse width. t7 10 ns min SCLK to DOUT valid hold time. t 4 8 15/35 ns min/max SCLK falling edge to DOUT high impedance. t9 10 ns min DIN setup time prior to SCLK falling edge. t10 5 ns min DIN hold time after SCLK falling edge. t11 20 ns min 16th SCLK falling edge to CS high. 1 Guaranteed by design. All input signals are specified with tR and tF = 5 ns (10% to 90% of VCC) and timed from a voltage level of 1.6 V. The 5 V operating range spans from 4.75 V to 5.25 V. 2 Mark/space ratio for the SCLK input is 40/60 to 60/40. 3 Measured with the load circuit in Figure 3 and defined as the time required for the output to cross 0.4 V, or 0.7 × VDRIVE. 4 t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit in Figure 3. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.
CS tCONVERT t2 t6 B SCLK 1 2 3 4 5 6 11 12 13 14 15 16 t t 5 t11 3 t t 7 4 t8 tQUIET DOUT ZERO ADD1 ADD0 DB11 DB10 DB4 DB3 DB2 DB1 DB0 THREE-STATE ADDRESS BITS THREE-STATE ZERO t9 t10
2 00
DIN WRITE LOW DONTC DONTC ADD1 ADD0 CODING DONTC DONTC DONTC DONTC
5- 04 06 Figure 2. Gyroscope Serial Interface Timing Diagram
200µA IOL TO OUTPUT 1.6V PIN CL 50pF
3
200µA I
-00
OH
045 06 Figure 3. Load Circuit for Digital Output Timing Specifications Rev. $ | Page 5 of 16 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION SUPPLY AND COMMON CONSIDERATIONS INCREASING MEASUREMENT RANGE SETTING BANDWIDTH SELF-TEST FUNCTION CONTINUOUS SELF-TEST RATE SENSITIVE AXIS BASIC OPERATION SERIAL PERIPHERAL INTERFACE (SPI) Control Register ADC Conversion Output Data Access Output Coding Examples APPLICATIONS INFORMATION ASSEMBLY INTERFACE BOARD OUTLINE DIMENSIONS ORDERING GUIDE
ADIS16080 TIMING SPECIFICATIONS
TA = 25°C, angular rate = 0°/sec, unless otherwise noted.1
Table 2. Parameter VCC = VDRIVE = 5 V Unit Description
f 2 SCLK 10 kHz min 20 MHz max tCONVERT 16 × tSCLK tQUIET 50 ns min Minimum quiet time required between CS rising edge and start of next conversion. t2 10 ns min CS to SCLK setup time. t 3 3 30 ns max Delay from CS until DOUT three-state disabled. t 3 4 40 ns max Data access time after SCLK falling edge. t5 0.4 × tSCLK ns min SCLK low pulse width. t6 0.4 × tSCLK ns min SCLK high pulse width. t7 10 ns min SCLK to DOUT valid hold time. t 4 8 15/35 ns min/max SCLK falling edge to DOUT high impedance. t9 10 ns min DIN setup time prior to SCLK falling edge. t10 5 ns min DIN hold time after SCLK falling edge. t11 20 ns min 16th SCLK falling edge to CS high. 1 Guaranteed by design. All input signals are specified with tR and tF = 5 ns (10% to 90% of VCC) and timed from a voltage level of 1.6 V. The 5 V operating range spans from 4.75 V to 5.25 V. 2 Mark/space ratio for the SCLK input is 40/60 to 60/40. 3 Measured with the load circuit in Figure 3 and defined as the time required for the output to cross 0.4 V, or 0.7 × VDRIVE. 4 t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit in Figure 3. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.
CS tCONVERT t2 t6 B SCLK 1 2 3 4 5 6 11 12 13 14 15 16 t t 5 t11 3 t t 7 4 t8 tQUIET DOUT ZERO ADD1 ADD0 DB11 DB10 DB4 DB3 DB2 DB1 DB0 THREE-STATE ADDRESS BITS THREE-STATE ZERO t9 t10
2 00
DIN WRITE LOW DONTC DONTC ADD1 ADD0 CODING DONTC DONTC DONTC DONTC
5- 04 06 Figure 2. Gyroscope Serial Interface Timing Diagram
200µA IOL TO OUTPUT 1.6V PIN CL 50pF
3
200µA I
-00
OH
045 06 Figure 3. Load Circuit for Digital Output Timing Specifications Rev. $ | Page 5 of 16 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION SUPPLY AND COMMON CONSIDERATIONS INCREASING MEASUREMENT RANGE SETTING BANDWIDTH SELF-TEST FUNCTION CONTINUOUS SELF-TEST RATE SENSITIVE AXIS BASIC OPERATION SERIAL PERIPHERAL INTERFACE (SPI) Control Register ADC Conversion Output Data Access Output Coding Examples APPLICATIONS INFORMATION ASSEMBLY INTERFACE BOARD OUTLINE DIMENSIONS ORDERING GUIDE