Datasheet ADL5569 (Analog Devices) - 7

制造商Analog Devices
描述6.5 GHz, Ultrahigh Dynamic Range, Differential Amplifier
页数 / 页23 / 7 — Data Sheet. ADL5569. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. VIN 1. …
修订版C
文件格式/大小PDF / 750 Kb
文件语言英语

Data Sheet. ADL5569. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. VIN 1. 13 VON. VIP 2. 12 VOP. GND 3. 11 GND. TOP VIEW. (Not to Scale)

Data Sheet ADL5569 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS VIN 1 13 VON VIP 2 12 VOP GND 3 11 GND TOP VIEW (Not to Scale)

该数据表的模型线

文件文字版本

Data Sheet ADL5569 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS M DB CO CC P V V 16 15 14 VIN 1 13 VON VIP 2 12 VOP ADL5569 GND 3 11 GND TOP VIEW (Not to Scale) VIP2 4 10 VOP2 VIN2 5 9 VON2 6 7 8 M2 DB2 O CC2 P V VC NOTES 1. EXPOSED PAD. THE EXPOSED PAD IS INTERNALLY
002
CONNECTED TO GND AND MUST BE SOLDERED TO A LOW IMPEDANCE GROUND PLANE.
15671- Figure 2. Pin Configuration
Table 4. Pin Function Descriptions Pin No. Mnemonic Description
1 VIN Negative Side of Balanced Differential Inputs for Amplifier 1. This pin is biased to the VCC voltage (VVCC)/2, and is typically ac-coupled. 2 VIP Positive Side of Balanced Differential Inputs for Amplifier 1. This pin is biased to VVCC/2, and is typically ac-coupled. 3, 11 GND Ground. Ground reference for the entire chip. These pins must be soldered to a low impedance ground plane. 4 VIP2 Positive Side of Balanced Differential Inputs for Amplifier 2. This pin is biased to the VCC2 voltage (VVCC2)/2 and is typically ac-coupled. 5 VIN2 Negative Side of Balanced Differential Inputs for Amplifier 2. This pin is biased to VVCC2/2 and is typically ac-coupled. 6 PDB2 Power-Down Control (Active Low) for Amplifier 2. This pin is internally pulled up to approximately 2.8 V. A logic high on this pin (2.1 V < PDB2 voltage (VPDB2) < 3.3 V) enables the device. 7 VCOM2 Common-Mode Voltage Input for Amplifier 2. A voltage applied to this pin sets the common-mode voltage of the inputs and outputs of the amplifier. If left open, the VCOM2 voltage (VVCOM2) = VCC2/2. Decouple this pin to ground with a 0.1 µF capacitor. 8 VCC2 Positive Supply for Amplifier 2. 9 VON2 Negative Side of Balanced Differential Outputs for Amplifier 2. This pin is biased to VVCOM2 and is typical y ac-coupled. 10 VOP2 Positive Side of Balanced Differential Outputs for Amplifier 2. This pin is biased to VVCOM2 and is typically ac-coupled. 12 VOP Positive Side of Balanced Differential Outputs for Amplifier 1. This pin is biased to VVCOM and is typically ac-coupled. 13 VON Negative Side of Balanced Differential Outputs for Amplifier 1. This pin is biased to VVCOM and is typical y ac-coupled. 14 VCC Positive Supply for the Amplifier 1. 15 VCOM Common-Mode Voltage Input for Amplifier 1. A voltage applied to this pin sets the common-mode voltage of the inputs and outputs of the amplifier. If left open, VVCOM = VVCC/2. Decouple this pin to ground with a 0.1 µF capacitor. 16 PDB Power-Down Control (Active Low) for Amplifier 1. This pin is internally pulled up to approximately 2.8 V. A logic high on this pin (2.1 V < PDB voltage (VPDB) < 3.3 V) enables the device. EPAD Exposed Pad. The exposed pad is internal y connected to GND and must be soldered to a low impedance ground plane. Rev. A | Page 7 of 23 Document Outline Features Applications Functional Block Diagram General Description Revision History Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Applications Information Basic Connections Input and Output Interfacing Single-Ended Input to Differential Output Gain Adjustment and Interfacing Effect of Load Capacitance GSPS ADC Interfacing Soldering Information and Recommended Land Pattern Evaluation Board Outline Dimensions Ordering Guide