Datasheet LTC3411A (Analog Devices) - 7
| 制造商 | Analog Devices |
| 描述 | 1.25A, 4MHz, Synchronous Step-Down DC/DC Converter |
| 页数 / 页 | 22 / 7 — pin FuncTions. SHDN/RT (Pin 1):. PGND (Pin 5):. IN (Pin 6):. SYNC/MODE … |
| 文件格式/大小 | PDF / 1.5 Mb |
| 文件语言 | 英语 |
pin FuncTions. SHDN/RT (Pin 1):. PGND (Pin 5):. IN (Pin 6):. SYNC/MODE (Pin 2):. IN (Pin 7):. PGOOD (Pin 8):. FB (Pin 9):
该数据表的模型线
文件文字版本
LTC3411A
pin FuncTions SHDN/RT (Pin 1):
Combination Shutdown and Timing
PGND (Pin 5):
Main Power Ground Pin. Connect to the Resistor Pin. The oscillator frequency is programmed by (–) terminal of COUT, and (–) terminal of CIN. connecting a resistor from this pin to ground. Forcing
PV
this pin to SV
IN (Pin 6):
Main Supply Pin. Must be closely decoupled IN causes the device to be shut down. In to PGND. shutdown all functions are disabled.
SV SYNC/MODE (Pin 2):
Combination Mode Selection and
IN (Pin 7):
The Signal Power Pin. All active circuitry is powered from this pin. Must be closely decoupled to Oscillator Synchronization Pin. This pin controls the op- SGND. SV eration of the device. When tied to SV IN must be greater than or equal to PVIN. IN or SGND, Burst Mode operation or pulse skipping mode is selected,
PGOOD (Pin 8):
The Power Good Pin. This common drain respectively. If this pin is held at half of SVIN, the forced logic output is pulled to SGND when the output voltage is continuous mode is selected. The oscillation frequency not within ±7% of regulation. can be synchronized to an external oscillator applied to
V
this pin. When synchronized to an external clock pulse
FB (Pin 9):
Receives the feedback voltage from the ex- ternal resistive divider across the output. Nominal voltage skip mode is selected. for this pin is 0.8V.
SGND (Pin 3):
The Signal Ground Pin. Al smal -signal com-
I
ponents and compensation components should be con-
TH (Pin 10):
Error Amplifier Compensation Point. The current comparator threshold increases with this control nected to this ground (see Board Layout Considerations). voltage. Nominal voltage range for this pin is 0.4V to
SW (Pin 4):
The Switch Node Connection to the Inductor. 1.4V. This pin swings from PVIN to PGND.
PGND (Exposed Pad Pin 11, DFN Package):
Power Ground. Must be soldered to electrical ground on PCB.
NOMINAL (V) ABSOLUTE MAX (V) PIN NAME DESCRIPTION MIN TYP MAX MIN MAX
1 SHDN/RT Shutdown/Timing Resistor –0.3 0.8 SVIN –0.3 SVIN + 0.3 2 SYNC/MODE Mode Select/Sychronization Pin 0 SVIN –0.3 SVIN + 0.3 3 SGND Signal Ground 0 4 SW Switch Node 0 PVIN –0.3 PVIN + 0.3 5 PGND Main Power Ground 0 6 PVIN Main Power Supply –0.3 5.5 –0.3 SVIN + 0.3 7 SVIN Signal Power Supply 2.5 5.5 –0.3 6 8 PGOOD Power Good Pin 0 SVIN –0.3 6 9 VFB Output Feedback Pin 0 0.8 1.0 –0.3 SVIN + 0.3 10 ITH Error Amplifier Compensation and Run Pin 0 1.5 –0.3 SVIN + 0.3 3411afd For more information www.linear.com/LTC3411A 7 Document Outline Features Applications Description Typical Application Absolute Maximum Ratings Pin Configuration Order Information Electrical Characteristics Typical Performance Characteristics Pin Functions Block Diagram Operation Applications Information Typical Applications Revision History Typical Application Related Parts
pin FuncTions SHDN/RT (Pin 1):
Combination Shutdown and Timing
PGND (Pin 5):
Main Power Ground Pin. Connect to the Resistor Pin. The oscillator frequency is programmed by (–) terminal of COUT, and (–) terminal of CIN. connecting a resistor from this pin to ground. Forcing
PV
this pin to SV
IN (Pin 6):
Main Supply Pin. Must be closely decoupled IN causes the device to be shut down. In to PGND. shutdown all functions are disabled.
SV SYNC/MODE (Pin 2):
Combination Mode Selection and
IN (Pin 7):
The Signal Power Pin. All active circuitry is powered from this pin. Must be closely decoupled to Oscillator Synchronization Pin. This pin controls the op- SGND. SV eration of the device. When tied to SV IN must be greater than or equal to PVIN. IN or SGND, Burst Mode operation or pulse skipping mode is selected,
PGOOD (Pin 8):
The Power Good Pin. This common drain respectively. If this pin is held at half of SVIN, the forced logic output is pulled to SGND when the output voltage is continuous mode is selected. The oscillation frequency not within ±7% of regulation. can be synchronized to an external oscillator applied to
V
this pin. When synchronized to an external clock pulse
FB (Pin 9):
Receives the feedback voltage from the ex- ternal resistive divider across the output. Nominal voltage skip mode is selected. for this pin is 0.8V.
SGND (Pin 3):
The Signal Ground Pin. Al smal -signal com-
I
ponents and compensation components should be con-
TH (Pin 10):
Error Amplifier Compensation Point. The current comparator threshold increases with this control nected to this ground (see Board Layout Considerations). voltage. Nominal voltage range for this pin is 0.4V to
SW (Pin 4):
The Switch Node Connection to the Inductor. 1.4V. This pin swings from PVIN to PGND.
PGND (Exposed Pad Pin 11, DFN Package):
Power Ground. Must be soldered to electrical ground on PCB.
NOMINAL (V) ABSOLUTE MAX (V) PIN NAME DESCRIPTION MIN TYP MAX MIN MAX
1 SHDN/RT Shutdown/Timing Resistor –0.3 0.8 SVIN –0.3 SVIN + 0.3 2 SYNC/MODE Mode Select/Sychronization Pin 0 SVIN –0.3 SVIN + 0.3 3 SGND Signal Ground 0 4 SW Switch Node 0 PVIN –0.3 PVIN + 0.3 5 PGND Main Power Ground 0 6 PVIN Main Power Supply –0.3 5.5 –0.3 SVIN + 0.3 7 SVIN Signal Power Supply 2.5 5.5 –0.3 6 8 PGOOD Power Good Pin 0 SVIN –0.3 6 9 VFB Output Feedback Pin 0 0.8 1.0 –0.3 SVIN + 0.3 10 ITH Error Amplifier Compensation and Run Pin 0 1.5 –0.3 SVIN + 0.3 3411afd For more information www.linear.com/LTC3411A 7 Document Outline Features Applications Description Typical Application Absolute Maximum Ratings Pin Configuration Order Information Electrical Characteristics Typical Performance Characteristics Pin Functions Block Diagram Operation Applications Information Typical Applications Revision History Typical Application Related Parts