Datasheet LTC3407-3 (Analog Devices) - 3
| 制造商 | Analog Devices |
| 描述 | Dual Synchronous, 1.8V/0.8A and 3.3V/0.8A 2.25MHz Step-Down DC/DC Regulator |
| 页数 / 页 | 16 / 3 — ELECTRICAL CHARACTERISTICS The. denotes the specifi cations which apply … |
| 文件格式/大小 | PDF / 269 Kb |
| 文件语言 | 英语 |
ELECTRICAL CHARACTERISTICS The. denotes the specifi cations which apply over the full operating
该数据表的模型线
文件文字版本
LTC3407-3
ELECTRICAL CHARACTERISTICS The
l
denotes the specifi cations which apply over the full operating temperature range, otherwise specifi cations are at TA = 25°C. VIN = 3.6V, unless otherwise specifi ed. (Note 2) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
ILIM Peak Switch Current Limit, Channel 1 + VIN = 3V, VOUT1 = 1.5V, VOUT2 = 2.8V, 0.95 1.2 1.6 A Channel 2 Duty Cycle <35% RDS(ON) Top Switch On-Resistance (Note 6) 0.35 0.45 Ω Bottom Switch On-Resistance (Note 6) 0.30 0.45 Ω ISW(LKG) Switch Leakage Current VIN = 5V, VRUN = 0V, VOUT1 = VOUT2 = 0V 0.01 1 μA POR Power-On Reset Threshold VOUT Ramping Down, MODE/SYNC = 0V –8.5 % Power-On Reset On-Resistance 100 200 Ω Power-On Reset Delay 262,144 Cycles VRUN RUN Threshold ● 0.3 1 1.5 V IRUN RUN Leakage Current ● 0.01 1 μA VMODE MODE Threshold Low 0 0.5 V MODE Threshold High VIN – 0.5 VIN V
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
Note 3:
The LTC3407-3 is tested in a proprietary test mode that connects may cause permanent damage to the device. Exposure to any Absolute the output of the error amplifi er to an outside servo loop. Maximum Rating condition for extended periods may affect device
Note 4:
Dynamic supply current is higher due to the internal gate charge reliability and lifetime. No pin shall exceed 6V. being delivered at the switching frequency.
Note 2:
The LTC3407E-3 is guaranteed to meet specifi ed performance
Note 5:
TJ is calculated from the ambient TA and power dissipation PD from 0°C to 85°C. Specifi cations over the –40°C to 85°C operating according to the following formula: TJ = TA + (PD • θJA). temperature range are assured by design, characterization and correlation
Note 6:
The DFN switch on-resistance is guaranteed by correlation to with statistical process controls. wafer level measurements.
TYPICAL PERFORMANCE CHARACTERISTICS TA = 25°C unless otherwise specifi ed. Burst Mode Operation Pulse-Skipping Mode Load Step
SW SW 5V/DIV 5V/DIV VOUT 200mV/DIV V I OUT V L OUT 20mV/DIV 500mA/DIV 20mV/DIV I I LOAD L IL 500mA/DIV 200mA/DIV 200mA/DIV VIN = 3.6V 2μs/DIV 34073 G01 VIN = 3.6V 1μs/DIV 34073 G02 34073 G03 VIN = 3.6V 20μs/DIV VOUT = 1.8V VOUT = 1.8V VOUT = 1.8V ILOAD = 100mA ILOAD = 20mA ILOAD = 80mA TO 800mA CIRCUIT OF FIGURE 1 34073fb 3
ELECTRICAL CHARACTERISTICS The
l
denotes the specifi cations which apply over the full operating temperature range, otherwise specifi cations are at TA = 25°C. VIN = 3.6V, unless otherwise specifi ed. (Note 2) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
ILIM Peak Switch Current Limit, Channel 1 + VIN = 3V, VOUT1 = 1.5V, VOUT2 = 2.8V, 0.95 1.2 1.6 A Channel 2 Duty Cycle <35% RDS(ON) Top Switch On-Resistance (Note 6) 0.35 0.45 Ω Bottom Switch On-Resistance (Note 6) 0.30 0.45 Ω ISW(LKG) Switch Leakage Current VIN = 5V, VRUN = 0V, VOUT1 = VOUT2 = 0V 0.01 1 μA POR Power-On Reset Threshold VOUT Ramping Down, MODE/SYNC = 0V –8.5 % Power-On Reset On-Resistance 100 200 Ω Power-On Reset Delay 262,144 Cycles VRUN RUN Threshold ● 0.3 1 1.5 V IRUN RUN Leakage Current ● 0.01 1 μA VMODE MODE Threshold Low 0 0.5 V MODE Threshold High VIN – 0.5 VIN V
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
Note 3:
The LTC3407-3 is tested in a proprietary test mode that connects may cause permanent damage to the device. Exposure to any Absolute the output of the error amplifi er to an outside servo loop. Maximum Rating condition for extended periods may affect device
Note 4:
Dynamic supply current is higher due to the internal gate charge reliability and lifetime. No pin shall exceed 6V. being delivered at the switching frequency.
Note 2:
The LTC3407E-3 is guaranteed to meet specifi ed performance
Note 5:
TJ is calculated from the ambient TA and power dissipation PD from 0°C to 85°C. Specifi cations over the –40°C to 85°C operating according to the following formula: TJ = TA + (PD • θJA). temperature range are assured by design, characterization and correlation
Note 6:
The DFN switch on-resistance is guaranteed by correlation to with statistical process controls. wafer level measurements.
TYPICAL PERFORMANCE CHARACTERISTICS TA = 25°C unless otherwise specifi ed. Burst Mode Operation Pulse-Skipping Mode Load Step
SW SW 5V/DIV 5V/DIV VOUT 200mV/DIV V I OUT V L OUT 20mV/DIV 500mA/DIV 20mV/DIV I I LOAD L IL 500mA/DIV 200mA/DIV 200mA/DIV VIN = 3.6V 2μs/DIV 34073 G01 VIN = 3.6V 1μs/DIV 34073 G02 34073 G03 VIN = 3.6V 20μs/DIV VOUT = 1.8V VOUT = 1.8V VOUT = 1.8V ILOAD = 100mA ILOAD = 20mA ILOAD = 80mA TO 800mA CIRCUIT OF FIGURE 1 34073fb 3