Datasheet LTC3404 (Analog Devices) - 6

制造商Analog Devices
描述1.4MHz High Efficiency Monolithic Synchronous Step-Down Regulator
页数 / 页16 / 6 — TYPICAL PERFOR A CE CHARACTERISTICS. Load Step Response. PI FU CTIO S. …
文件格式/大小PDF / 215 Kb
文件语言英语

TYPICAL PERFOR A CE CHARACTERISTICS. Load Step Response. PI FU CTIO S. RUN (Pin 1):. IN (Pin 6):. SYNC/MODE (Pin 7):. ITH (Pin 2):

TYPICAL PERFOR A CE CHARACTERISTICS Load Step Response PI FU CTIO S RUN (Pin 1): IN (Pin 6): SYNC/MODE (Pin 7): ITH (Pin 2):

该数据表的模型线

文件文字版本

LTC3404
W U TYPICAL PERFOR A CE CHARACTERISTICS Load Step Response Load Step Response Load Step Response
VOUT VOUT VOUT 100mV/DIV 100mV/DIV 100mV/DIV IL IL IL 500mA/DIV 500mA/DIV 500mA/DIV I I TH I TH TH 1V/DIV 1V/DIV 1V/DIV 40μs/DIV 40μs/DIV 40μs/DIV VIN = 3.6V CIN = 10μF VIN = 3.6V CIN = 10μF VIN = 3.6V CIN = 10μF VOUT = 1.5V COUT = 22μF VOUT = 1.5V COUT = 22μF VOUT = 1.5V COUT = 22μF L = 4.7μH ILOAD = 200mA TO 500mA 3404 G17 L = 4.7μH ILOAD = 50mA TO 500mA 3404 G18 L = 4.7μH ILOAD = 50mA TO 500mA 3404 G19 PULSE SKIPPING MODE PULSE SKIPPING MODE Burst Mode OPERATION
U U U PI FU CTIO S RUN (Pin 1):
Run Control Input. Forcing this pin below connects to the drains of the internal main and synchro- 0.4V shuts down the LTC3404. In shutdown all functions nous power MOSFET switches. are disabled drawing < 1μA supply current. Forcing this
V
pin above 1.2V enables the LTC3404. Do not leave RUN
IN (Pin 6):
Main Supply Pin. Must be closely decoupled to GND, Pin 4. floating.
SYNC/MODE (Pin 7):
External Clock Synchronization and
ITH (Pin 2):
Error Amplifier Compensation Point. The Mode Select Input. To synchronize with an external clock, current comparator threshold increases with this control apply a clock with a frequency between 1MHz and 1.7MHz. voltage. Nominal voltage range for this pin is from 0.5V To select Burst Mode operation, tie to V to 1.9V. IN. Grounding this pin selects pulse skipping mode. Do not leave this pin
VFB (Pin 3):
Feedback Pin. Receives the feedback voltage floating. from an external resistive divider across the output.
PLL LPF (Pin 8):
Output of the Phase Detector and Control
GND (Pin 4):
Ground Pin. Input of Oscillator. Connect a series RC lowpass network from this pin to ground if externally synchronized. If
SW (Pin 5):
Switch Node Connection to Inductor. This pin unused, this pin may be left open. 3404fb 6