Datasheet ADP7183 (Analog Devices) - 3
制造商 | Analog Devices |
描述 | -300 mA, Ultralow Noise, High PSRR, Low Dropout Linear Regulator |
页数 / 页 | 19 / 3 — Data Sheet. ADP7183. SPECIFICATIONS. Table 1. Parameter. Symbol. Test … |
修订版 | B |
文件格式/大小 | PDF / 805 Kb |
文件语言 | 英语 |
Data Sheet. ADP7183. SPECIFICATIONS. Table 1. Parameter. Symbol. Test Conditions/Comments. Min. Typ. Max. Unit
该数据表的模型线
文件文字版本
link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4
Data Sheet ADP7183 SPECIFICATIONS
VIN = (VOUT − 0.5 V) or −2 V (whichever is more negative), EN = VIN, IOUT = −10 mA, CIN = COUT = 4.7 µF, CAFB = 10 nF, CA = CREG = 1 µF, TA = 25°C for typical specifications, TJ = −40°C to +125°C for minimum/maximum specifications, unless otherwise noted.
Table 1. Parameter Symbol Test Conditions/Comments Min Typ Max Unit
INPUT VOLTAGE RANGE VIN −2.0 −5.5 V OPERATING SUPPLY CURRENT IGND IOUT = 0 µA −0.6 −0.90 mA IOUT = −300 mA −4.0 −7.0 mA SHUTDOWN CURRENT IGND-SD EN = GND, VIN = −5.5 V −2 −7 µA OUTPUT NOISE1 OUTNOISE 10 Hz to 100 kHz, CAFB = 1 nF 7 µV rms 10 Hz to 100 kHz, CAFB = 10 nF 5 µV rms 100 Hz to 100 kHz, CAFB = 1 nF 6 µV rms 100 Hz to 100 kHz, CAFB = 10 nF 4 µV rms NOISE SPECTRAL DENSITY1 OUTNSD 100 Hz, CAFB = 1 nF 300 nV/√Hz 100 Hz, CAFB = 10 nF 100 nV/√Hz 10 kHz to 1 MHz, CAFB = 1 nF to 1 µF 20 nV/√Hz POWER SUPPLY REJECTION RATIO1 PSRR IOUT = −300 mA, VOUT = −3.3 V, VIN = −3.8 V At 1 kHz 85 dB At 10 kHz 75 dB At 100 kHz 62 dB At 1 MHz 40 dB OUTPUT VOLTAGE VOUT −0.5 −4.5 V Output Voltage Accuracy IOUT = −10 mA, TA = 25°C −0.5 +0.5 % −1 mA < IOUT < −300 mA, −2.6 +2.6 % VIN = (VOUT − 0.5 V) to −5.5 V OUTPUT VOLTAGE REFERENCE FEEDBACK VAFB Adjustable model voltage reference −0.487 −0.5 −0.513 V VAFB Accuracy Adjustable model, VIN = −2 V, IOUT = −10 mA −2.6 +2.6 % REGULATION Line ΔVOUT/∆VIN VIN = (VOUT − 0.5 V) to −5.5 V −0.1 +0.3 %/V Load2 ∆VOUT/∆IOUT IOUT = −1 mA to −300 mA 0.8 2.6 %/A INPUT BIAS CURRENT SENSE SENSEI-BIAS −1 mA < IOUT < −300 mA, −10 nA VIN = (VOUT − 0.5 V) to −5.5 V VAFB VAFB-BIAS −1 mA < IOUT < −300 mA, −10 nA VIN = (VOUT − 0.5 V) to −5.5 V DROPOUT VOLTAGE3 VDROPOUT IOUT = −100 mA −40 −65 mV IOUT = −300 mA −130 −220 mV PULL-DOWN RESISTANCE VEN = 0 V Output Voltage VOUT-PULL VOUT = −1 V 280 Ω Regulated Input Supply Voltage VREG-PULL VREG = −1 V 1.3 kΩ Low Noise Reference Voltage VA-PULL VA = −1 V 61 Ω START-UP TIME4 tSTART-UP VOUT = −4.5 V, CAFB = 1 nF, CA = 1 µF 15 ms VOUT = −4.5 V, CAFB = 10 nF, CA = 1 µF 55 ms VOUT = −1.2 V, CAFB = 1 nF, CA = 1 µF 4 ms VOUT = −1.2 V, CAFB = 10 nF, CA = 1 µF 10 ms VOUT = −0.5 V, no CAFB, CA = 1 µF 1.5 ms CURRENT-LIMIT THRESHOLD5 ILIMIT −400 −600 −800 mA THERMAL SHUTDOWN Threshold TSSD TJ rising 150 °C Hysteresis TSSD-HYS 15 °C Rev. B | Page 3 of 19 Document Outline FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUITS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS INPUT AND OUTPUT CAPACITOR RECOMMENDED SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL DATA THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION ADJUSTABLE MODE OPERATION ENABLE PIN OPERATION START-UP TIME APPLICATIONS INFORMATION ADIsimPOWER DESIGN TOOL CAPACITOR SELECTION Output Capacitor Input Bypass Capacitor CA and CAFB Capacitors Input and Output Capacitor Properties UNDERVOLTAGE LOCKOUT (UVLO) CURRENT-LIMIT AND THERMAL OVERLOAD PROTECTION THERMAL CONSIDERATIONS PCB LAYOUT CONSIDERATIONS OUTLINE DIMENSIONS ORDERING GUIDE