Datasheet ADuM3224/ADuM4224 (Analog Devices) - 3

link to page 14 link to page 14 link to page 14 link to page 14 link to page 14 link to page 14 link to page 9 link to page 14 link to page 14
Data Sheet ADuM3224/ADuM4224 SPECIFICATIONS ELECTRICAL CHARACTERISTICS—5 V OPERATION
All voltages are relative to their respective ground. 4.5 V ≤ VDD1 ≤ 5.5 V, 4.5 V ≤ VDDA ≤ 18 V, 4.5 V ≤ VDDB ≤ 18 V, unless stated otherwise. All minimum/maximum specifications apply over TJ = −40°C to +125°C. All typical specifications are at TJ = 25°C, VDD1 = 5 V, VDDA = VDDB = 12 V. Switching specifications are tested with CMOS signal levels.
Table 1. Parameter Symbol Min Typ Max Unit Test Conditions/Comments
DC SPECIFICATIONS Input Supply Current, Quiescent IDDI(Q) 1.4 2.4 mA Output Supply Current, Per Channel, Quiescent IDDO(Q) 2.3 3.2 mA Supply Current at 1 MHz VDD1 Supply Current IDD1(Q) 1.6 2.5 mA Up to 1 MHz, no load VDDA/VDDB Supply Current IDDA(Q)/IDDB(Q) 5.6 8.0 mA Up to 1 MHz, no load Input Currents IIA, IIB −1 +0.01 +1 µA 0 V ≤ VIA, VIB ≤ VDD1 Logic High Input Threshold VIH 0.7 × VDD1 V Logic Low Input Threshold VIL 0.3 × VDD1 V Logic High Output Voltages VOAH, VOBH VDDA/ VDDA/ V IOx = −20 mA, VIx = VIxH VDDB − 0.1 VDDB Logic Low Output Voltages VOAL, VOBL 0.0 0.15 V IOx = +20 mA, VIx = VIxL Undervoltage Lockout, VDDA/VDDB Supply A Grade Positive Going Threshold VDDAUV+, VDDBUV+ 4.1 4.4 V Negative Going Threshold VDDAUV−, VDDBUV− 3.2 3.6 V Hysteresis VDDAUVH, VDDBUVH 0.5 V B Grade Positive Going Threshold VDDAUV+, VDDBUV+ 6.9 7.4 V Negative Going Threshold VDDAUV−, VDDBUV− 5.7 6.2 V Hysteresis VDDAUVH, VDDBUVH 0.7 V C Grade Positive Going Threshold VDDAUV+, VDDBUV+ 10.5 11.1 V Negative Going Threshold VDDAUV−, VDDBUV− 8.9 9.6 V Hysteresis VDDAUVH, VDDBUVH 0.9 V Output Short-Circuit Pulsed Current1 IOA(SC), IOB(SC) 2.0 4.0 A VDDA/VDDB = 12 V Output Pulsed Source Resistance ROA, ROB 0.3 1.1 3.0 Ω VDDA/VDDB = 12 V Output Pulsed Sink Resistance ROA, ROB 0.3 0.6 3.0 Ω VDDA/VDDB = 12 V SWITCHING SPECIFICATIONS Pulse Width2 PW 50 ns CL = 2 nF, VDDA/VDDB = 12 V Maximum Data Rate3 1 MHz CL = 2 nF, VDDA/VDDB = 12 V Propagation Delay4 tDHL, tDLH 31 43 54 ns CL = 2 nF, VDDA/VDDB = 12 V; see Figure 20 ADuM3224A/ADuM4224A tDHL, tDLH 35 47 59 ns CL = 2 nF, VDDA/VDDB = 4.5 V; see Figure 20 Propagation Delay Skew5 tPSK 12 ns CL = 2 nF, VDDA/VDDB = 12 V; see Figure 20 Channel-to-Channel Matching6 tPSKCD 1 5 ns CL = 2 nF, VDDA/VDDB = 12 V; see Figure 20 tPSKCD 1 7 ns CL = 2 nF, VDDA/VDDB = 4.5 V; see Figure 20 Output Rise/Fall Time (10% to 90%) tR/tF 6 12 18 ns CL = 2 nF, VDDA/VDDB = 12 V; see Figure 20 Dynamic Input Supply Current Per Channel IDDI(D) 0.05 mA/Mbps VDDA/VDDB = 12 V Dynamic Output Supply Current Per Channel IDDO(D) 1.65 mA/Mbps VDDA/VDDB = 12 V Refresh Rate fr 1.2 Mbps 1 Short-circuit duration less than 1 µs. Average power must conform to the limit shown in the Absolute Maximum Ratings section. 2 The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed. 3 The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed. 4 The tDLH propagation delay is measured from the time of the input rising logic high threshold, VIH, to the output rising 10% level of the VOx signal. The tDHL propagation delay is measured from the input falling logic low threshold, VIL, to the output falling 90% threshold of the VOx signal. See Figure 20 for waveforms of propagation delay parameters. 5 tPSK is the magnitude of the worst-case difference in tDLH and/or tDHL that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 20 for waveforms of propagation delay parameters. 6 Channel-to-channel matching is the absolute value of the difference in propagation delays between the two channels. Rev. B | Page 3 of 19 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL CHARACTERISTICS—5 V OPERATION ELECTRICAL CHARACTERISTICS—3.3 V OPERATION PACKAGE CHARACTERISTICS INSULATION AND SAFETY RELATED SPECIFICATIONS ADuM3224 Specifications ADuM4224 Specifications REGULATORY INFORMATION DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS RECOMMENDED OPERATING CONDITIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS APPLICATIONS INFORMATION PRINTED CIRCUIT BOARD LAYOUT UNDERVOLTAGE LOCKOUT PROPAGATION DELAY-RELATED PARAMETERS THERMAL LIMITATIONS AND SWITCH LOAD CHARACTERISTICS OUTPUT LOAD CHARACTERISTICS BOOTSTRAPPED HALF-BRIDGE OPERATION DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY POWER CONSUMPTION INSULATION LIFETIME OUTLINE DIMENSIONS ORDERING GUIDE AUTOMOTIVE PRODUCTS