Datasheet MCP6V16, MCP6V16U, MCP6V17, MCP6V19 (Microchip)

link to page 17
MCP6V16/6U/7/9 7.5 µA, 80 kHz Zero-Drift Op Amps Features Description
• High DC Precision: The Microchip Technology Inc. MCP6V16/6U/7/9 - V family of operational amplifiers provides input offset OS Drift: ±150 nV/°C (maximum) - V voltage correction for very low offset and offset drift. OS: ±25 µV (maximum) These are low-power devices, with a gain bandwidth - AOL: 102 dB (minimum, VDD = 5.5V) product of 80 kHz (typical). They are unity gain stable, - PSRR: 108 dB (minimum, VDD = 5.5V) have virtually no 1/f noise, and have good Power - CMRR: 109 dB (minimum, VDD = 5.5V) Supply Rejection Ratio (PSRR) and Common-Mode - Eni: 2.1 µVP-P (typical), f = 0.1 Hz to 10 Hz Rejection Ratio (CMRR). These products operate with - E a single supply voltage as low as 1.6V, while drawing ni: 0.67 µVP-P (typical), f = 0.01 Hz to 1 Hz 7.5 µA/amplifier (typical) of quiescent current. • Low Power and Supply Voltages: - I The Microchip Technology Inc. MCP6V16/6U/7/9 op Q: 7.5 µA/amplifier (typical) amps are offered in single (MCP6V16 and - Wide Supply Voltage Range: 1.6V to 5.5V MCP6V16U), dual (MCP6V17) and quad (MCP6V19) • Smal Packages: packages. They were designed using an advanced - Singles in SC70, SOT-23 CMOS process. - Duals in MSOP-8, 2×3 TDFN - Quads in TSSOP-14
Package Types
• Easy to Use:
MCP6V16 MCP6V17
- Rail-to-Rail Input/Output SOT-23 MSOP - Gain Bandwidth Product: 80 kHz (typical) V V OUT 1 5 V V 1 8 - Unity Gain Stable DD OUTA DD V 2 7 V • Extended Temperature Range: -40°C to +125°C VSS 2 INA– OUTB V V 3 6 V IN+ 3 4 VIN– INA+ INB–
Typical Applications
VSS 4 5 VINB+ • Portable Instrumentation
MCP6V16U MCP6V17
• Sensor Conditioning SC70, SOT-23 2×3 TDFN* • Temperature Measurement V 1 5 V IN+ DD VOUTA 1 8 VDD • DC Offset Correction VSS 2 VINA– 2 EP 7 VOUTB • Medical Instrumentation V 9 IN– 3 4 VOUT VINA+ 3 6 VINB– VSS 4 5 VINB+
Design Aids
• SPICE Macro Models
MCP6V19
• Microchip Advanced Part Selector (MAPS) TSSOP • Analog Demonstration and Evaluation Boards V 1 14 V OUTA OUTD • Application Notes V V INA– 2 13 IND– VINA+ 3 12 VIND+
Related Parts
VDD 4 11 VSS • MCP6V01/2/3: Auto-Zeroed, Spread Clock V V INB+ 5 10 INC+ • MCP6V06/7/8: Auto-Zeroed VINB– 6 9 VINC– • MCP6V11/1U/2/4: Zero-Drift, Low Power VOUTB 7 8 VOUTC • MCP6V26/7/8: Auto-Zeroed, Low Noise * Includes Exposed Thermal Pad (EP); see • MCP6V31/1U/2/4: Zero-Drift, Low Power Table 3-1.  2019 Microchip Technology Inc. DS20006204A-page 1 Document Outline 7.5 µA, 80 kHz Zero-Drift Op Amps Features Typical Applications Design Aids Related Parts Description Package Types Typical Application Circuit 1.0 Electrical Characteristics 1.1 Absolute Maximum Ratings 1.2 Specifications TABLE 1-1: DC Electrical Specifications TABLE 1-2: AC Electrical Specifications TABLE 1-3: Temperature Specifications 1.3 Timing Diagrams FIGURE 1-1: Amplifier Start Up. FIGURE 1-2: Offset Correction Settling Time. FIGURE 1-3: Output Overdrive Recovery. 1.4 Test Circuits FIGURE 1-4: AC and DC Test Circuit for Most Noninverting Gain Conditions. FIGURE 1-5: AC and DC Test Circuit for Most Inverting Gain Conditions. FIGURE 1-6: Test Circuit for Dynamic Input Behavior. 2.0 Typical Performance Curves 2.1 DC Input Precision FIGURE 2-1: Input Offset Voltage. FIGURE 2-2: Input Offset Voltage Drift. FIGURE 2-3: Input Offset Voltage Quadratic Temp. Co. FIGURE 2-4: Input Offset Voltage vs. Power Supply Voltage with VCM = VCML. FIGURE 2-5: Input Offset Voltage vs. Power Supply Voltage with VCM = VCMH. FIGURE 2-6: Input Offset Voltage vs. Output Voltage. FIGURE 2-7: Input Offset Voltage vs. Common-Mode Voltage with VDD = 1.6V. FIGURE 2-8: Input Offset Voltage vs. Common-Mode Voltage with VDD = 5.5V. FIGURE 2-9: CMRR and PSRR vs. Ambient Temperature. FIGURE 2-10: DC Open-Loop Gain vs. Ambient Temperature. FIGURE 2-11: Input Bias and Offset Currents vs. Common-Mode Input Voltage with TA = +85°C. FIGURE 2-12: Input Bias and Offset Currents vs. Common-Mode Input Voltage with TA = +125°C. FIGURE 2-13: Input Bias and Offset Currents vs. Ambient Temperature with VDD = +5.5V. FIGURE 2-14: Input Bias Current vs. Input Voltage (below VSS). 2.2 Other DC Voltages and Currents FIGURE 2-15: Input Common-Mode Voltage Headroom (Range) vs. Ambient Temperature. FIGURE 2-16: Output Voltage Headroom vs. Output Current. FIGURE 2-17: Output Voltage Headroom vs. Ambient Temperature. FIGURE 2-18: Output Short Circuit Current vs. Power Supply Voltage. FIGURE 2-19: Supply Current vs. Power Supply Voltage. FIGURE 2-20: Power-on Reset Voltage vs. Ambient Temperature. 2.3 Frequency Response FIGURE 2-21: CMRR and PSRR vs. Frequency. FIGURE 2-22: Open-Loop Gain vs. Frequency with VDD = 1.6V. FIGURE 2-23: Open-Loop Gain vs. Frequency with VDD = 5.5V. FIGURE 2-24: Gain Bandwidth Product and Phase Margin vs. Ambient Temperature. FIGURE 2-25: Gain Bandwidth Product and Phase Margin vs. Common-Mode Input Voltage. FIGURE 2-26: Gain Bandwidth Product and Phase Margin vs. Output Voltage. FIGURE 2-27: Closed-Loop Output Impedance vs. Frequency with VDD = 1.6V. FIGURE 2-28: Closed-Loop Output Impedance vs. Frequency with VDD = 5.5V. FIGURE 2-29: Channel-to-Channel Separation vs. Frequency. FIGURE 2-30: Maximum Output Voltage Swing vs. Frequency. 2.4 Input Noise and Distortion FIGURE 2-31: Input Noise Voltage Density and Integrated Input Noise Voltage vs. Frequency. FIGURE 2-32: Input Noise Voltage Density vs. Input Common-Mode Voltage. FIGURE 2-33: Intermodulation Distortion vs. Frequency with VCM Disturbance (see Figure 1-6). FIGURE 2-34: Intermodulation Distortion vs. Frequency with VDD Disturbance (see Figure 1-6). FIGURE 2-35: Input Noise vs. Time with 1 Hz and 10 Hz Filters and VDD =1.6V. FIGURE 2-36: Input Noise vs. Time with 1 Hz and 10 Hz Filters and VDD =5.5V. 2.5 Time Response FIGURE 2-37: Input Offset Voltage vs. Time at Power Up. FIGURE 2-38: The MCP6V16/6U/7/9 Family Shows No Input Phase Reversal with Overdrive. FIGURE 2-39: Noninverting Small Signal Step Response. FIGURE 2-40: Noninverting Large Signal Step Response. FIGURE 2-41: Inverting Small Signal Step Response. FIGURE 2-42: Inverting Large Signal Step Response. FIGURE 2-43: Slew Rate vs. Ambient Temperature. FIGURE 2-44: Output Overdrive Recovery vs. Time with G = -10 V/V. FIGURE 2-45: Output Overdrive Recovery Time vs. Inverting Gain. 3.0 Pin Descriptions TABLE 3-1: Pin Function Table 3.1 Analog Outputs 3.2 Analog Inputs 3.3 Power Supply Pins 3.4 Exposed Thermal Pad (EP) 4.0 Applications 4.1 Overview of Zero-Drift Operation FIGURE 4-1: Simplified Zero-Drift Op Amp Functional Diagram. FIGURE 4-2: First Chopping Clock Phase; Equivalent Amplifier Diagram. FIGURE 4-3: Second Chopping Clock Phase; Equivalent Amplifier Diagram. 4.2 Other Functional Blocks FIGURE 4-4: Simplified Analog Input ESD Structures. FIGURE 4-5: Protecting the Analog Inputs Against High Voltages. FIGURE 4-6: Protecting the Analog Inputs Against High Currents. 4.3 Application Tips FIGURE 4-7: Output Resistor, RISO, Stabilizes Capacitive Loads. FIGURE 4-8: Recommended RISO Values for Capacitive Loads. FIGURE 4-9: Output Load. FIGURE 4-10: Amplifier with Parasitic Capacitance. 4.4 Typical Applications FIGURE 4-11: Simple Design. FIGURE 4-12: RTD Sensor. FIGURE 4-13: Offset Correction. FIGURE 4-14: Precision Comparator. 5.0 Design Aids 5.1 SPICE Macro Model 5.2 Microchip Advanced Part Selector (MAPS) 5.3 Analog Demonstration and Evaluation Boards 5.4 Application Notes 6.0 Packaging Information 6.1 Package Marking Information Appendix A: REVISION HISTORY Revision A (July 2019) Product Identification System Trademarks Worldwide Sales and Service