Datasheet LTC3777 (Analog Devices) - 4
制造商 | Analog Devices |
描述 | 150V VIN and VOUT Synchronous 4-Switch Buck-Boost Controller + Switching Bias Supply |
页数 / 页 | 40 / 4 — ELECTRICAL CHARACTERISTICS. The. denotes the specifications which apply … |
修订版 | A |
文件格式/大小 | PDF / 2.8 Mb |
文件语言 | 英语 |
ELECTRICAL CHARACTERISTICS. The. denotes the specifications which apply over the specified operating
该数据表的模型线
文件文字版本
LTC3777
ELECTRICAL CHARACTERISTICS The
l
denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at TA = 25°C (Note 2), VIN = 15V, VRUN = 5V, VEXTVCC = 0V, VDRVSET = 0V, VVINOV = 0V unless otherwise noted. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
Top Gate Off to Bottom Gate On Delay CLOAD = 3300pF Each Driver, VDRVCC = 6V 60 ns Synchronous Switch-On Delay Time Bottom Gate Off to Top Gate On Delay CLOAD = 3300pF Each Driver, VDRVCC = 6V 60 ns Top Switch-On Delay Time
DRVCC LDO Regulator
VDRVCC DRVCC Regulation Voltage from Internal VEXTVCC = 0V VIN LDO 7V < VIN < 150V, VDRVSET = 0V 5.5 5.8 6.1 V 8V < VIN < 150V, VDRVSET = 1/4 VV5 6.5 6.8 7.1 V 9V < VIN < 150V, VDRVSET = Float 7.5 7.8 8.1 V 10V < VIN < 150V, VDRVSET = 3/4 VV5 8.45 8.8 9.15 V 11V < VIN < 150V, VDRVSET = VV5 9.15 9.5 9.85 V DRVCC Load Regulation from VIN LDO ICC = 0mA to 50mA, VEXTVCC = 0V 0.5 2 % VEXTVCC DRVCC Regulation Voltage from Internal 7V < VEXTVCC < 30V, VDRVSET = 0V 5.8 6.1 6.4 V EXTVCC LDO 8V < VEXTVCC < 30V, VDRVSET = 1/4 VV5 6.8 7.1 7.4 V 9V < VEXTVCC < 30V, VDRVSET = Float 7.8 8.1 8.4 V 10V < VEXTVCC < 30V, VDRVSET = 3/4 VV5 8.75 9.1 9.45 V 11V < VEXTVCC < 30V, VDRVSET = VV5 9.65 10 10.35 V DRVCC Load Regulation from Internal ICC = 0mA to 50mA, VEXTVCC = 12V 0.5 2 % EXTVCC LDO VDRVSET = 0V EXTVCC LDO Switchover Voltage EXTVCC Ramping Positive DRVCC – 0.5 V EXTVCC Hysteresis % of DRVCC Regulation Voltage 10 %
V5 Linear Regulator
V5 Regulation Voltage 6V < VDRVCC < 10V 5.3 5.5 5.7 V V5 Load Regulation IV5 = 0mA to 20mA, VDRVCC = 7V 0.5 1 %
Oscillator and Phase-Locked Loop
Nominal Frequency RFREQ = 68.5kΩ 225 250 275 kHz Low Fixed Frequency RFREQ ≤ 20kΩ 30 40 50 kHz High Fixed Frequency RFREQ = 135kΩ 450 500 550 kHz PLLIN Input Threshold VPLLIN Rising 2 V VPLLIN Falling 1.2 V PLLIN Input Resistance 200 kΩ Synchronizable Oscillator Frequency PLLIN = External Clock l 50 600 kHz IFREQ Frequency Setting Current l 18 20 22 µA
PGOOD Output
PGOOD Voltage Low IPGOOD = 2mA 0.1 0.3 V PGOOD Leakage Current VPGOOD = 5.5V ±1 µA PGOOD Trip Level VFB with Respect to Set Regulated Voltage VFB Ramping Negative –10 % VFB Ramping Positive 10 % PGOOD delay VPGOOD High to Low 125 µs Rev A 4 For more information www.analog.com Document Outline FEATURES DESCRIPTION APPLICATIONS TYPICAL APPLICATION ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION ORDER INFORMATION ELECTRICAL CHARACTERISTICS TYPICAL PERFORMANCE CHARACTERISTICS TYPICAL PERFORMANCE CHARACTERISTICS – SWITCHING BIAS SUPPLY PIN FUNCTIONS BLOCK DIAGRAM OPERATION APPLICATIONS INFORMATION PACKAGE DESCRIPTION REVISION HISTORY TYPICAL APPLICATION RELATED PARTS