Datasheet ADAU1372 (Analog Devices) - 3
| 制造商 | Analog Devices |
| 描述 | Quad ADC, Dual DAC, Low Latency, Low Power Codec |
| 页数 / 页 | 92 / 3 — Data Sheet. ADAU1372. REVISION HISTORY. 12/14—Revision 0: Initial Version |
| 文件格式/大小 | PDF / 1.6 Mb |
| 文件语言 | 英语 |
Data Sheet. ADAU1372. REVISION HISTORY. 12/14—Revision 0: Initial Version
该数据表的模型线
文件文字版本
link to page 60 link to page 61 link to page 61 link to page 62 link to page 62 link to page 63 link to page 64 link to page 64 link to page 65 link to page 66 link to page 67 link to page 67 link to page 67 link to page 67 link to page 69 link to page 69 link to page 70 link to page 70 link to page 71 link to page 72 link to page 73 link to page 74 link to page 75 link to page 76 link to page 77 link to page 78 link to page 79 link to page 80 link to page 81 link to page 81 link to page 82 link to page 83 link to page 83 link to page 84 link to page 85 link to page 86 link to page 87 link to page 88 link to page 89 link to page 90 link to page 91 link to page 92 link to page 92
Data Sheet ADAU1372
ADC1 Volume Control Register ... 60 MP1 Function Setting Register ... 75 ADC2 Volume Control Register ... 61 MP4 Function Setting Register ... 76 ADC3 Volume Control Register ... 61 MP5 Function Setting Register ... 77 PGA Control 0 Register .. 62 MP6 Function Setting Register ... 78 PGA Control 1 Register .. 62 Push-Button Volume Settings Register .. 79 PGA Control 2 Register .. 63 Push-Button Volume Control Assignment Register .. 80 PGA Control 3 Register .. 64 Debounce Modes Register ... 81 PGA Slew Control Register .. 64 Headphone Line Output Select Register .. 81 PGA 10 dB Gain Boost Register .. 65 Decimator Power Control Register .. 82 Input and Output Capacitor Charging Register ... 66 ASRC Interpolator and DAC Modulator Power Control ADC to DAC Talkthrough Bypass Path Register .. 67 Register ... 83 Talkthrough Bypass Gain for ADC0 Register ... 67 Analog Bias Control 0 Register ... 84 Talkthrough Bypass Gain for ADC1 Register ... 67 Analog Bias Control 1 Register ... 85 MICBIAS Control Register .. 68 Digital Pin Pull-Up Control 0 Register .. 86 DAC Control 1 Register ... 69 Digital Pin Pull-Up Control 1 Register .. 87 DAC0 Volume Control Register .. 69 Digital Pin Pull-Down Control 2 Register .. 88 DAC1 Volume Control Register .. 70 Digital Pin Pull-Down Control 3 Register .. 89 Headphone Output Mutes Register .. 70 Digital Pin Drive Strength Control 4 Register .. 90 Serial Port Control 0 Register .. 71 Digital Pin Drive Strength Control 5 Register .. 91 Serial Port Control 1 Register .. 72 Outline Dimensions .. 92 TDM Output Channel Disable Register .. 73 Ordering Guide ... 92 MP0 Function Setting Register ... 74
REVISION HISTORY 12/14—Revision 0: Initial Version
Rev. 0 | Page 3 of 92 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ANALOG PERFORMANCE SPECIFICATIONS CRYSTAL AMPLIFIER SPECIFICATIONS DIGITAL INPUT/OUTPUT SPECIFICATIONS POWER SUPPLY SPECIFICATIONS TYPICAL POWER CONSUMPTION DIGITAL FILTERS DIGITAL TIMING SPECIFICATIONS Digital Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION SYSTEM CLOCKING AND POWER-UP INITIALIZATION CLOCK INITIALIZATION PLL Bypass Setup PLL Enabled Setup Control Port Access During Initialization PLL Input Clock Divider Integer Mode Fractional Mode CLOCK OUTPUT POWER SEQUENCING Power-Down Considerations SIGNAL ROUTING INPUT SIGNAL PATHS ANALOG INPUTS Signal Polarity Input Impedance Analog Microphone Inputs Analog Line Inputs Precharging Input Capacitors Microphone Bias DIGITAL MICROPHONE INPUT ANALOG-TO-DIGITAL CONVERTERS ADC Full-Scale Level Digital ADC Volume Control High-Pass Filter OUTPUT SIGNAL PATHS ANALOG OUTPUTS Headphone Output Headphone Output Power-Up Sequencing Ground Centered Headphone Configuration Pop and Click Suppression Line Outputs DIGITAL-TO-ANALOG CONVERTERS DAC Full-Scale Level Digital DAC Volume Control ASYNCHRONOUS SAMPLE RATE CONVERTERS CONTROL PORT BURST MODE COMMUNICATION I2C PORT Addressing I2C Read and Write Operations SPI PORT Read/Write Subaddress Data Bytes BURST MODE COMMUNICATION MULTIPURPOSE PINS PUSH-BUTTON VOLUME CONTROLS MUTE TALKTHROUGH MODE SERIAL DATA INPUT/OUTPUT PORTS SERIAL PORT INITIALIZATION TRISTATING UNUSED CHANNELS APPLICATIONS INFORMATION POWER SUPPLY BYPASS CAPACITORS LAYOUT GROUNDING EXPOSED PAD PCB DESIGN SYSTEM BLOCK DIAGRAM REGISTER SUMMARY: LOW LATENCY CODEC CLOCK CONTROL REGISTER PLL DENOMINATOR MSB REGISTER PLL DENOMINATOR LSB REGISTER PLL NUMERATOR MSB REGISTER PLL NUMERATOR LSB REGISTER PLL INTEGER SETTING REGISTER PLL LOCK FLAG REGISTER CLKOUT SETTING SELECTION REGISTER REGULATOR CONTROL REGISTER DAC INPUT SELECT REGISTER SERIAL DATA OUTPUT 0/SERIAL DATA OUTPUT 1 INPUT SELECT REGISTER SERIAL DATA OUTPUT 2/SERIAL DATA OUTPUT 3 INPUT SELECT REGISTER SERIAL DATA OUTPUT 4/SERIAL DATA OUTPUT 5 INPUT SELECT REGISTER SERIAL DATA OUTPUT 6/SERIAL DATA OUTPUT 7 INPUT SELECT REGISTER ADC_SDATA0/ADC_SDATA1 CHANNEL SELECT REGISTER OUTPUT ASRC0/OUTPUT ASRC1 SOURCE REGISTER OUTPUT ASRC2/OUTPUT ASRC3 SOURCE REGISTER INPUT ASRC CHANNEL SELECT REGISTER ADC CONTROL 0 REGISTER ADC CONTROL 1 REGISTER ADC CONTROL 2 REGISTER ADC CONTROL 3 REGISTER ADC0 VOLUME CONTROL REGISTER ADC1 VOLUME CONTROL REGISTER ADC2 VOLUME CONTROL REGISTER ADC3 VOLUME CONTROL REGISTER PGA CONTROL 0 REGISTER PGA CONTROL 1 REGISTER PGA CONTROL 2 REGISTER PGA CONTROL 3 REGISTER PGA SLEW CONTROL REGISTER PGA 10 dB GAIN BOOST REGISTER INPUT AND OUTPUT CAPACITOR CHARGING REGISTER ADC TO DAC TALKTHROUGH BYPASS PATH REGISTER TALKTHROUGH BYPASS GAIN FOR ADC0 REGISTER TALKTHROUGH BYPASS GAIN FOR ADC1 REGISTER MICBIAS CONTROL REGISTER DAC CONTROL 1 REGISTER DAC0 VOLUME CONTROL REGISTER DAC1 VOLUME CONTROL REGISTER HEADPHONE OUTPUT MUTES REGISTER SERIAL PORT CONTROL 0 REGISTER SERIAL PORT CONTROL 1 REGISTER TDM OUTPUT CHANNEL DISABLE REGISTER MP0 FUNCTION SETTING REGISTER MP1 FUNCTION SETTING REGISTER MP4 FUNCTION SETTING REGISTER MP5 FUNCTION SETTING REGISTER MP6 FUNCTION SETTING REGISTER PUSH-BUTTON VOLUME SETTINGS REGISTER PUSH-BUTTON VOLUME CONTROL ASSIGNMENT REGISTER DEBOUNCE MODES REGISTER HEADPHONE LINE OUTPUT SELECT REGISTER DECIMATOR POWER CONTROL REGISTER ASRC INTERPOLATOR AND DAC MODULATOR POWER CONTROL REGISTER ANALOG BIAS CONTROL 0 REGISTER ANALOG BIAS CONTROL 1 REGISTER DIGITAL PIN PULL-UP CONTROL 0 REGISTER DIGITAL PIN PULL-UP CONTROL 1 REGISTER DIGITAL PIN PULL-DOWN CONTROL 2 REGISTER DIGITAL PIN PULL-DOWN CONTROL 3 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 4 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 5 REGISTER OUTLINE DIMENSIONS ORDERING GUIDE
Data Sheet ADAU1372
ADC1 Volume Control Register ... 60 MP1 Function Setting Register ... 75 ADC2 Volume Control Register ... 61 MP4 Function Setting Register ... 76 ADC3 Volume Control Register ... 61 MP5 Function Setting Register ... 77 PGA Control 0 Register .. 62 MP6 Function Setting Register ... 78 PGA Control 1 Register .. 62 Push-Button Volume Settings Register .. 79 PGA Control 2 Register .. 63 Push-Button Volume Control Assignment Register .. 80 PGA Control 3 Register .. 64 Debounce Modes Register ... 81 PGA Slew Control Register .. 64 Headphone Line Output Select Register .. 81 PGA 10 dB Gain Boost Register .. 65 Decimator Power Control Register .. 82 Input and Output Capacitor Charging Register ... 66 ASRC Interpolator and DAC Modulator Power Control ADC to DAC Talkthrough Bypass Path Register .. 67 Register ... 83 Talkthrough Bypass Gain for ADC0 Register ... 67 Analog Bias Control 0 Register ... 84 Talkthrough Bypass Gain for ADC1 Register ... 67 Analog Bias Control 1 Register ... 85 MICBIAS Control Register .. 68 Digital Pin Pull-Up Control 0 Register .. 86 DAC Control 1 Register ... 69 Digital Pin Pull-Up Control 1 Register .. 87 DAC0 Volume Control Register .. 69 Digital Pin Pull-Down Control 2 Register .. 88 DAC1 Volume Control Register .. 70 Digital Pin Pull-Down Control 3 Register .. 89 Headphone Output Mutes Register .. 70 Digital Pin Drive Strength Control 4 Register .. 90 Serial Port Control 0 Register .. 71 Digital Pin Drive Strength Control 5 Register .. 91 Serial Port Control 1 Register .. 72 Outline Dimensions .. 92 TDM Output Channel Disable Register .. 73 Ordering Guide ... 92 MP0 Function Setting Register ... 74
REVISION HISTORY 12/14—Revision 0: Initial Version
Rev. 0 | Page 3 of 92 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ANALOG PERFORMANCE SPECIFICATIONS CRYSTAL AMPLIFIER SPECIFICATIONS DIGITAL INPUT/OUTPUT SPECIFICATIONS POWER SUPPLY SPECIFICATIONS TYPICAL POWER CONSUMPTION DIGITAL FILTERS DIGITAL TIMING SPECIFICATIONS Digital Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION SYSTEM CLOCKING AND POWER-UP INITIALIZATION CLOCK INITIALIZATION PLL Bypass Setup PLL Enabled Setup Control Port Access During Initialization PLL Input Clock Divider Integer Mode Fractional Mode CLOCK OUTPUT POWER SEQUENCING Power-Down Considerations SIGNAL ROUTING INPUT SIGNAL PATHS ANALOG INPUTS Signal Polarity Input Impedance Analog Microphone Inputs Analog Line Inputs Precharging Input Capacitors Microphone Bias DIGITAL MICROPHONE INPUT ANALOG-TO-DIGITAL CONVERTERS ADC Full-Scale Level Digital ADC Volume Control High-Pass Filter OUTPUT SIGNAL PATHS ANALOG OUTPUTS Headphone Output Headphone Output Power-Up Sequencing Ground Centered Headphone Configuration Pop and Click Suppression Line Outputs DIGITAL-TO-ANALOG CONVERTERS DAC Full-Scale Level Digital DAC Volume Control ASYNCHRONOUS SAMPLE RATE CONVERTERS CONTROL PORT BURST MODE COMMUNICATION I2C PORT Addressing I2C Read and Write Operations SPI PORT Read/Write Subaddress Data Bytes BURST MODE COMMUNICATION MULTIPURPOSE PINS PUSH-BUTTON VOLUME CONTROLS MUTE TALKTHROUGH MODE SERIAL DATA INPUT/OUTPUT PORTS SERIAL PORT INITIALIZATION TRISTATING UNUSED CHANNELS APPLICATIONS INFORMATION POWER SUPPLY BYPASS CAPACITORS LAYOUT GROUNDING EXPOSED PAD PCB DESIGN SYSTEM BLOCK DIAGRAM REGISTER SUMMARY: LOW LATENCY CODEC CLOCK CONTROL REGISTER PLL DENOMINATOR MSB REGISTER PLL DENOMINATOR LSB REGISTER PLL NUMERATOR MSB REGISTER PLL NUMERATOR LSB REGISTER PLL INTEGER SETTING REGISTER PLL LOCK FLAG REGISTER CLKOUT SETTING SELECTION REGISTER REGULATOR CONTROL REGISTER DAC INPUT SELECT REGISTER SERIAL DATA OUTPUT 0/SERIAL DATA OUTPUT 1 INPUT SELECT REGISTER SERIAL DATA OUTPUT 2/SERIAL DATA OUTPUT 3 INPUT SELECT REGISTER SERIAL DATA OUTPUT 4/SERIAL DATA OUTPUT 5 INPUT SELECT REGISTER SERIAL DATA OUTPUT 6/SERIAL DATA OUTPUT 7 INPUT SELECT REGISTER ADC_SDATA0/ADC_SDATA1 CHANNEL SELECT REGISTER OUTPUT ASRC0/OUTPUT ASRC1 SOURCE REGISTER OUTPUT ASRC2/OUTPUT ASRC3 SOURCE REGISTER INPUT ASRC CHANNEL SELECT REGISTER ADC CONTROL 0 REGISTER ADC CONTROL 1 REGISTER ADC CONTROL 2 REGISTER ADC CONTROL 3 REGISTER ADC0 VOLUME CONTROL REGISTER ADC1 VOLUME CONTROL REGISTER ADC2 VOLUME CONTROL REGISTER ADC3 VOLUME CONTROL REGISTER PGA CONTROL 0 REGISTER PGA CONTROL 1 REGISTER PGA CONTROL 2 REGISTER PGA CONTROL 3 REGISTER PGA SLEW CONTROL REGISTER PGA 10 dB GAIN BOOST REGISTER INPUT AND OUTPUT CAPACITOR CHARGING REGISTER ADC TO DAC TALKTHROUGH BYPASS PATH REGISTER TALKTHROUGH BYPASS GAIN FOR ADC0 REGISTER TALKTHROUGH BYPASS GAIN FOR ADC1 REGISTER MICBIAS CONTROL REGISTER DAC CONTROL 1 REGISTER DAC0 VOLUME CONTROL REGISTER DAC1 VOLUME CONTROL REGISTER HEADPHONE OUTPUT MUTES REGISTER SERIAL PORT CONTROL 0 REGISTER SERIAL PORT CONTROL 1 REGISTER TDM OUTPUT CHANNEL DISABLE REGISTER MP0 FUNCTION SETTING REGISTER MP1 FUNCTION SETTING REGISTER MP4 FUNCTION SETTING REGISTER MP5 FUNCTION SETTING REGISTER MP6 FUNCTION SETTING REGISTER PUSH-BUTTON VOLUME SETTINGS REGISTER PUSH-BUTTON VOLUME CONTROL ASSIGNMENT REGISTER DEBOUNCE MODES REGISTER HEADPHONE LINE OUTPUT SELECT REGISTER DECIMATOR POWER CONTROL REGISTER ASRC INTERPOLATOR AND DAC MODULATOR POWER CONTROL REGISTER ANALOG BIAS CONTROL 0 REGISTER ANALOG BIAS CONTROL 1 REGISTER DIGITAL PIN PULL-UP CONTROL 0 REGISTER DIGITAL PIN PULL-UP CONTROL 1 REGISTER DIGITAL PIN PULL-DOWN CONTROL 2 REGISTER DIGITAL PIN PULL-DOWN CONTROL 3 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 4 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 5 REGISTER OUTLINE DIMENSIONS ORDERING GUIDE