Datasheet ADAU1772 (Analog Devices) - 7

link to page 7 link to page 7
Data Sheet ADAU1772 Parameter Test Conditions/Comments Min Typ Max Unit
Dynamic Range1 Headphone mode, 20 Hz to 20 kHz, −60 dB input With A-Weighted Filter (RMS) AVDD = 1.8 V 104 dB AVDD = 3.3 V 107 dB With Flat 20 Hz to 20 kHz Filter AVDD = 1.8 V 102 dB AVDD = 3.3 V 104 dB Signal-to-Noise Ratio2 Headphone mode, 20 Hz to 20 kHz With A-Weighted Filter (RMS) AVDD = 1.8 V 105 dB AVDD = 3.3 V 108 dB With Flat 20 Hz to 20 kHz Filter AVDD = 1.8 V 103 dB AVDD = 3.3 V 106 dB Interchannel Gain Mismatch Headphone mode 75 mdB Total Harmonic Distortion + Noise Headphone mode 32 Ω Load −1 dBFS, AVDD = 1.8 V, PO = 27 mW −75 dB −1 dBFS, AVDD = 3.3 V, PO = 90 mW −83 dB 24 Ω Load −2 dBFS, AVDD = 1.8 V, PO = 28 mW −75 dB −1 dBFS, AVDD = 3.3 V, PO = 118 mW −77 dB 16 Ω Load −3 dBFS, AVDD = 1.8 V, PO = 33 mW −75 dB −1 dBFS, AVDD = 3.3 V, PO = 175 mW −83 dB Headphone Output Power 32 Ω Load AVDD = 1.8 V, <0.1% THD + N 32.5 mW AVDD = 3.3 V, <0.1% THD + N 111.8 mW 24 Ω Load AVDD = 1.8 V, <0.1% THD + N 37.6 mW AVDD = 3.3 V, <0.1% THD + N 148.3 mW 16 Ω Load AVDD = 1.8 V, <0.1% THD + N 41.5 mW AVDD = 3.3 V, <0.1% THD + N 189.2 mW Gain Error Headphone mode ±0.25 % Offset Error ±0.1 mV Interchannel Isolation 1 kHz, 0 dBFS input signal 100 dB Power Supply Rejection Ratio CM capacitor = 22 μF 100 mV p-p at 1 kHz 73 dB CM REFERENCE CM pin Common-Mode Reference Output AVDD/2 V Common-Mode Source Impedance 5 kΩ REGULATOR Line Regulation 1 mV/V Load Regulation 6 mV/mA 1 Dynamic range is the ratio of the sum of noise and harmonic power in the band of interest with a −60 dBFS signal present to the full-scale power level in decibels. 2 SNR is the ratio of the sum of all noise power in the band of interest with no signal present to the full-scale power level in decibels. 3 These specifications are with 4.7 µF decoupling and 5.0 kΩ load on pin.
CRYSTAL AMPLIFIER SPECIFICATIONS
Supply voltages AVDD = IOVDD = 1.8 V, DVDD = 1.1 V, unless otherwise noted.
Table 2. Parameter Test Conditions/Comments Min Typ Max Unit
Jitter 270 500 ps Frequency Range 8 27 MHz Load Capacitance 20 pF Rev. C | Page 7 of 116 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Analog Performance Specifications Crystal Amplifier Specifications Digital Input/Output Specifications Power Supply Specifications Typical Power Consumption Digital Filters Digital Timing Specifications Digital Timing Diagrams Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics System Block Diagrams Theory of Operation System Clocking and Power-Up Clock Initialization PLL Bypass Setup PLL Enabled Setup Control Port Access During Initialization PLL Input Clock Divider Integer Mode Fractional Mode Clock Output Power Sequencing Power-Down Considerations Signal Routing Input Signal Paths Analog Inputs Signal Polarity Input Impedance Analog Microphone Inputs Analog Line Inputs Precharging Input Capacitors Microphone Bias Digital Microphone Input Analog-to-Digital Converters ADC Full-Scale Level Digital ADC Volume Control High-Pass Filter Output Signal Paths Analog Outputs Headphone Output Headphone Output Power-Up Sequencing Ground-Centered Headphone Configuration Pop-and-Click Suppression Line Outputs Digital-to-Analog Converters DAC Full-Scale Level Digital DAC Volume Control PDM Output Asynchronous Sample Rate Converters Signal Levels Signal Processing Instructions Data Memory Parameters Control Port Burst Mode Communication I2C Port Addressing I2C Read and Write Operations SPI Port Read/Write Subaddress Data Bytes Self-Boot EEPROM Size CRC Delay Boot Time Multipurpose Pins Push-Button Volume Controls Limiter Compression Enable Parameter Bank Switching Mute DSP Bypass Mode Serial Data Input/Output Ports Tristating Unused Channels Applications Information Power Supply Bypass Capacitors Layout Grounding Exposed Pad PCB Design Register Summary Register Details Clock Control Register PLL Denominator MSB Register PLL Denominator LSB Register PLL Numerator MSB Register PLL Numerator LSB Register PLL Integer Setting Register PLL Lock Flag Register CLKOUT Setting Selection Register Regulator Control Register Core Control Register Filter Engine and Limiter Control Register DB Value Register 0 Read DB Value Register 1 Read DB Value Register 2 Read Core Channel 0/Core Channel 1 Input Select Register Core Channel 2/Core Channel 3 Input Select Register DAC Input Select Register PDM Modulator Input Select Register Serial Data Output 0/Serial Data Output 1 Input Select Register Serial Data Output 2/Serial Data Output 3 Input Select Register Serial Data Output 4/Serial Data Output 5 Input Select Register Serial Data Output 6/Serial Data Output 7 Input Select Register ADC_SDATA0/ADC_SDATA1 Channel Select Register Output ASRC0/Output ASRC1 Source Register Output ASRC2/Output ASRC3 Source Register Input ASRC Channel Select Register ADC0/ADC1 Control 0 Register ADC2/ADC3 Control 0 Register ADC0/ADC1 Control 1 Register ADC2/ADC3 Control 1 Register ADC0 Volume Control Register ADC1 Volume Control Register ADC2 Volume Control Register ADC3 Volume Control Register PGA Control 0 Register PGA Control 1 Register PGA Control 2 Register PGA Control 3 Register PGA Slew Control Register PGA 10 dB Gain Boost Register Input and Output Capacitor Charging Register DSP Bypass Path Register DSP Bypass Gain for PGA0 Register DSP Bypass Gain for PGA1 Register MIC_BIAS0_1 Control Register DAC Control Register DAC0 Volume Control Register DAC1 Volume Control Register Headphone Output Mutes Register Serial Port Control 0 Register Serial Port Control 1 Register TDM Output Channel Disable Register PDM Enable Register PDM Pattern Setting Register MP0 Function Setting Register MP1 Function Setting Register MP2 Function Setting Register MP3 Function Setting Register MP4 Function Setting Register MP5 Function Setting Register MP6 Function Setting Register Push-Button Volume Settings Register Push-Button Volume Control Assignment Register Debounce Modes Register Headphone Line Output Select Register Decimator Power Control Register ASRC Interpolator and DAC Modulator Power Control Register Analog Bias Control 0 Register Analog Bias Control 1 Register Digital Pin Pull-Up Control 0 Register Digital Pin Pull-Up Control 1 Register Digital Pin Pull-Down Control 0 Register Digital Pin Pull-Down Control 1 Register Digital Pin Drive Strength Control 0 Register Digital Pin Drive Strength Control 1 Register Outline Dimensions Ordering Guide