Datasheet SSM2603 (Analog Devices) - 2
| 制造商 | Analog Devices |
| 描述 | Low Power Audio Codec |
| 页数 / 页 | 31 / 2 — SSM2603. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 7/2018—Rev. C to … |
| 修订版 | D |
| 文件格式/大小 | PDF / 509 Kb |
| 文件语言 | 英语 |
SSM2603. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 7/2018—Rev. C to Rev. D. 8/2009—Rev. 0 to Rev. A
该数据表的模型线
文件文字版本
link to page 1 link to page 1 link to page 1 link to page 1 link to page 2 link to page 3 link to page 4 link to page 5 link to page 7 link to page 7 link to page 7 link to page 8 link to page 9 link to page 9 link to page 10 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 12 link to page 13 link to page 15 link to page 17 link to page 17 link to page 18 link to page 19 link to page 20 link to page 20 link to page 21 link to page 21 link to page 22 link to page 22 link to page 22 link to page 23 link to page 24 link to page 24 link to page 27 link to page 27 link to page 28 link to page 28 link to page 29 link to page 30 link to page 30
SSM2603 Data Sheet TABLE OF CONTENTS
Features .. 1 Digital Audio Interface .. 15 Applications ... 1 Software Control Interface .. 17 General Description ... 1 Control Register Sequencing .. 17 Functional Block Diagram .. 1 Typical Application Circuits ... 18 Revision History ... 2 Register Map ... 19 Specifications ... 3 Register Map Details .. 20 Digital Filter Characteristics ... 4 Left-Channel ADC Input Volume, Address 0x00 .. 20 Timing Characteristics .. 5 Right-Channel ADC Input Volume, Address 0x01 ... 21 Absolute Maximum Ratings .. 7 Left-Channel DAC Volume, Address 0x02 ... 21 Thermal Resistance .. 7 Right-Channel DAC Volume, Address 0x03 .. 22 ESD Caution .. 7 Analog Audio Path, Address 0x04 ... 22 Pin Configuration and Function Descriptions ... 8 Digital Audio Path, Address 0x05 .. 22 Typical Performance Characteristics ... 9 Power Management, Address 0x06 .. 23 Converter Filter Response ... 9 Digital Audio I/F, Address 0x07 ... 24 Digital De-Emphasis .. 10 Sampling Rate, Address 0x08 .. 24 Theory of Operation .. 11 Active, Address 0x09 .. 27 Digital Core Clock .. 11 Software Reset, Address 0x0F ... 27 ADC and DAC .. 11 ALC Control 1, Address 0x10 ... 28 ADC High-Pass and DAC De-Emphasis Filters .. 11 ALC Control 2, Address 0x11 ... 28 Hardware Mute Pin .. 11 Noise Gate, Address 0x12 .. 29 Automatic Level Control (ALC) ... 12 Outline Dimensions ... 30 Analog Interface ... 13 Ordering Guide .. 30
REVISION HISTORY 7/2018—Rev. C to Rev. D 8/2009—Rev. 0 to Rev. A
Change to Features Section ... 1 Changes to General Description Section and Figure 1 .. 1 Changes to Figure 6 .. 8 Changes to Specifications Section, Table 1 .. 3 Updated Outline Dimensions ... 30 Changes to Master Clock Tolerance, Frequency Range Changes to Ordering Guide .. 30 Parameter, Table 2 ... 4 Added Endnote 1, Table 2 .. 4
6/2013—Rev. B to Rev. C
Changes to Table 6 ... 6 Changes to Table 8 .. 7 Changes to Figure 6 and Table 9 .. 8 Changes to Digital Core Clock Section ... 11
4/2012—Rev. A to Rev. B
Changes to Digital Audio Data Sampling Rate Section .. 15 Changes to Figure 1 .. 1 Changes to Figure 31 .. 18 Changes to Stereo Line and Monaural Microphone Inputs Added Control Register Sequencing Section.. 17 Section and Figure 20 ... 13 Change to Table 10 ... 19 Changes to Table 10 .. 19 Changes to Table 15, Table 16, Table 17, and Table 18 .. 22 Changes to Table 19 and Table 20 .. 23 Changes to Table 37 ... 29 Updated Outline Dimensions ... 31 Added Exposed Pad Notation to Outline Dimensions ... 31 Changes to Ordering Guide .. 31
2/2008—Revision 0: Initial Version
Rev. D | Page 2 of 31 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Digital Filter Characteristics Timing Characteristics Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Converter Filter Response Digital De-Emphasis Theory of Operation Digital Core Clock ADC and DAC ADC High-Pass and DAC De-Emphasis Filters Hardware Mute Pin Automatic Level Control (ALC) Decay (Gain Ramp-Up) Time Attack (Gain Ramp-Down) Time Noise Gate Analog Interface Signal Chain Stereo Line and Monaural Microphone Inputs Bypass and Sidetone Paths to Output Line and Headphone Outputs Digital Audio Interface Recording Mode Playback Mode Digital Audio Data Sampling Rate Software Control Interface Control Register Sequencing Typical Application Circuits Register Map Register Map Details Left-Channel ADC Input Volume, Address 0x00 Right-Channel ADC Input Volume, Address 0x01 Left-Channel DAC Volume, Address 0x02 Right-Channel DAC Volume, Address 0x03 Analog Audio Path, Address 0x04 Digital Audio Path, Address 0x05 Power Management, Address 0x06 Power Consumption Digital Audio I/F, Address 0x07 Sampling Rate, Address 0x08 Active, Address 0x09 Software Reset, Address 0x0F ALC Control 1, Address 0x10 ALC Control 2, Address 0x11 Noise Gate, Address 0x12 Outline Dimensions Ordering Guide
SSM2603 Data Sheet TABLE OF CONTENTS
Features .. 1 Digital Audio Interface .. 15 Applications ... 1 Software Control Interface .. 17 General Description ... 1 Control Register Sequencing .. 17 Functional Block Diagram .. 1 Typical Application Circuits ... 18 Revision History ... 2 Register Map ... 19 Specifications ... 3 Register Map Details .. 20 Digital Filter Characteristics ... 4 Left-Channel ADC Input Volume, Address 0x00 .. 20 Timing Characteristics .. 5 Right-Channel ADC Input Volume, Address 0x01 ... 21 Absolute Maximum Ratings .. 7 Left-Channel DAC Volume, Address 0x02 ... 21 Thermal Resistance .. 7 Right-Channel DAC Volume, Address 0x03 .. 22 ESD Caution .. 7 Analog Audio Path, Address 0x04 ... 22 Pin Configuration and Function Descriptions ... 8 Digital Audio Path, Address 0x05 .. 22 Typical Performance Characteristics ... 9 Power Management, Address 0x06 .. 23 Converter Filter Response ... 9 Digital Audio I/F, Address 0x07 ... 24 Digital De-Emphasis .. 10 Sampling Rate, Address 0x08 .. 24 Theory of Operation .. 11 Active, Address 0x09 .. 27 Digital Core Clock .. 11 Software Reset, Address 0x0F ... 27 ADC and DAC .. 11 ALC Control 1, Address 0x10 ... 28 ADC High-Pass and DAC De-Emphasis Filters .. 11 ALC Control 2, Address 0x11 ... 28 Hardware Mute Pin .. 11 Noise Gate, Address 0x12 .. 29 Automatic Level Control (ALC) ... 12 Outline Dimensions ... 30 Analog Interface ... 13 Ordering Guide .. 30
REVISION HISTORY 7/2018—Rev. C to Rev. D 8/2009—Rev. 0 to Rev. A
Change to Features Section ... 1 Changes to General Description Section and Figure 1 .. 1 Changes to Figure 6 .. 8 Changes to Specifications Section, Table 1 .. 3 Updated Outline Dimensions ... 30 Changes to Master Clock Tolerance, Frequency Range Changes to Ordering Guide .. 30 Parameter, Table 2 ... 4 Added Endnote 1, Table 2 .. 4
6/2013—Rev. B to Rev. C
Changes to Table 6 ... 6 Changes to Table 8 .. 7 Changes to Figure 6 and Table 9 .. 8 Changes to Digital Core Clock Section ... 11
4/2012—Rev. A to Rev. B
Changes to Digital Audio Data Sampling Rate Section .. 15 Changes to Figure 1 .. 1 Changes to Figure 31 .. 18 Changes to Stereo Line and Monaural Microphone Inputs Added Control Register Sequencing Section.. 17 Section and Figure 20 ... 13 Change to Table 10 ... 19 Changes to Table 10 .. 19 Changes to Table 15, Table 16, Table 17, and Table 18 .. 22 Changes to Table 19 and Table 20 .. 23 Changes to Table 37 ... 29 Updated Outline Dimensions ... 31 Added Exposed Pad Notation to Outline Dimensions ... 31 Changes to Ordering Guide .. 31
2/2008—Revision 0: Initial Version
Rev. D | Page 2 of 31 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Digital Filter Characteristics Timing Characteristics Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Converter Filter Response Digital De-Emphasis Theory of Operation Digital Core Clock ADC and DAC ADC High-Pass and DAC De-Emphasis Filters Hardware Mute Pin Automatic Level Control (ALC) Decay (Gain Ramp-Up) Time Attack (Gain Ramp-Down) Time Noise Gate Analog Interface Signal Chain Stereo Line and Monaural Microphone Inputs Bypass and Sidetone Paths to Output Line and Headphone Outputs Digital Audio Interface Recording Mode Playback Mode Digital Audio Data Sampling Rate Software Control Interface Control Register Sequencing Typical Application Circuits Register Map Register Map Details Left-Channel ADC Input Volume, Address 0x00 Right-Channel ADC Input Volume, Address 0x01 Left-Channel DAC Volume, Address 0x02 Right-Channel DAC Volume, Address 0x03 Analog Audio Path, Address 0x04 Digital Audio Path, Address 0x05 Power Management, Address 0x06 Power Consumption Digital Audio I/F, Address 0x07 Sampling Rate, Address 0x08 Active, Address 0x09 Software Reset, Address 0x0F ALC Control 1, Address 0x10 ALC Control 2, Address 0x11 Noise Gate, Address 0x12 Outline Dimensions Ordering Guide