Datasheet AD1938 (Analog Devices)

4 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec Data Sheet AD1938 FEATURES GENERAL DESCRIPTION PLL generated or direct master clock
The AD1938 is a high performance, single-chip codec that pro-
Low EMI design
vides four analog-to-digital converters (ADCs) with input and
108 dB DAC/107 dB ADC dynamic range and SNR
eight digital-to-analog converters (DACs) with single-ended output
−94 dB THD + N
using the Analog Devices, Inc., patented multibit sigma-delta (Σ-Δ)
3.3 V single supply
architecture. An SPI port is included, allowing a microcontroller
Tolerance for 5 V logic inputs
to adjust volume and many other parameters.
Supports 24 bits and 8 kHz to 192 kHz sample rates
The AD1938 operates from 3.3 V digital and analog supplies.
Differential ADC input
The AD1938 is available in a 48-lead (single-ended output)
Single-ended DAC output
LQFP package. Other members of this family include a diffe-
Log volume control with autoramp function
rential DAC output and I2C® control port version.
SPI controllable for flexibility Software-controllable clickless mute
The AD1938 is designed for low EMI. This consideration is
Software power-down
apparent in both the system and circuit design architectures.
Right-justified, left-justified, I2S-justified, and TDM modes
By using the on-board PLL to derive the master clock from
Master and slave modes up to 16-channel input/output
the LR clock or from an external crystal, the AD1938 elimi-
48-lead LQFP package
nates the need for a separate high frequency master clock and
Qualified for automotive applications
can also be used with a suppressed bit clock. The DACs and ADCs are designed using the latest Analog Devices continuous
APPLICATIONS
time architectures to further minimize EMI. By using 3.3 V
Automotive audio systems
supplies, power consumption is minimized, further reducing
Home Theater Systems
emissions.
Set-top boxes Digital audio effects processors FUNCTIONAL BLOCK DIAGRAM DIGITAL AUDIO INPUT/OUTPUT AD1938 SERIAL DATA PORT DAC DAC ADC SDATA SDATA DAC OUT IN DIGITAL ANALOG ADC CLOCKS FILTER DAC ANALOG DIGITAL AUDIO AND AUDIO FILTER INPUTS ADC VOLUME OUTPUTS DAC TIMING MANAGEMENT CONTROL AND CONTROL ADC DAC (CLOCK AND PLL) DAC DAC SPI CONTROL PORT PRECISION VOLTAGE REFERENCE CONTROL DATA
001
INPUT/OUTPUT
05582- Figure 1.
Rev. E Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2006–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Test Conditions Analog Performance Specifications Crystal Oscillator Specifications Digital Input/Output Specifications Power Supply Specifications Digital Filters Timing Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Analog-to-Digital Converters (ADCs) Digital-to-Analog Converters (DACs) Clock Signals Reset and Power-Down Serial Control Port Power Supply and Voltage Reference Serial Data Ports—Data Format Time-Division Multiplexed (TDM) Modes Daisy-Chain Mode Control Registers Definitions PLL and Clock Control Registers DAC Control Registers ADC Control Registers Additional Modes Applications Circuits Outline Dimensions Ordering Guide Automotive Products