Datasheet ADCMP567 (Analog Devices) - 8

link to page 8 link to page 8
ADCMP567 Data Sheet TIMING INFORMATION LATCH ENABLE 50% LATCH ENABLE tS tPL tH DIFFERENTIAL VIN VREF ± VOS INPUT VOLTAGE VOD tPDL tPLOH Q OUTPUT 50% tF tPDH 50% Q OUTPUT tPLOL tR 03633-0-003
Figure 3. System Timing Diagram The timing diagram in Figure 3 shows the ADCMP567 compare and latch features. Table 4 describes the terms in the diagram.
Table 4. Timing Descriptions Symbol Timing Description
tPDH Input to output high Propagation delay measured from the time the input signal crosses the reference (± the input offset delay voltage) to the 50% point of an output low-to-high transition tPDL Input to output low Propagation delay measured from the time the input signal crosses the reference (± the input offset delay voltage) to the 50% point of an output high-to-low transition tPLOH Latch enable to output Propagation delay measured from the 50% point of the Latch Enable signal low-to-high transition to high delay the 50% point of an output low-to-high transition tPLOL Latch enable to output Propagation delay measured from the 50% point of the Latch Enable signal low-to-high transition to low delay the 50% point of an output high-to-low transition tH Minimum hold time Minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged to be acquired and held at the outputs tPL Minimum latch enable Minimum time that the Latch Enable signal must be high to acquire an input signal change pulse width tS Minimum setup time Minimum time before the negative transition of the Latch Enable signal that an input signal change must be present to be acquired and held at the outputs tR Output rise time Amount of time required to transition from a low to a high output as measured at the 20% and 80% points tF Output fall time Amount of time required to transition from a high to a low output as measured at the 20% and 80% points VOD Voltage overdrive Difference between the differential input and reference input voltages Rev. A | Page 8 of 14 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS THERMAL CONSIDERATIONS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TIMING INFORMATION APPLICATIONS INFORMATION CLOCK TIMING RECOVERY OPTIMIZING HIGH SPEED PERFORMANCE COMPARATOR PROPAGATION DELAY DISPERSION COMPARATOR HYSTERESIS MINIMUM INPUT SLEW RATE REQUIREMENT TYPICAL APPLICATION CIRCUITS TYPICAL PERFORMANCE CHARACTERISTICS OUTLINE DIMENSIONS ORDERING GUIDE