Datasheet ADP7158 (Analog Devices) - 3

制造商Analog Devices
描述2 A, Ultralow Noise, High PSRR, Fixed Output, RF Linear Regulator
页数 / 页22 / 3 — Data Sheet. ADP7158. SPECIFICATIONS. Table 2. Parameter. Symbol. Test …
修订版C
文件格式/大小PDF / 735 Kb
文件语言英语

Data Sheet. ADP7158. SPECIFICATIONS. Table 2. Parameter. Symbol. Test Conditions/Comments. Min. Typ. Max. Unit

Data Sheet ADP7158 SPECIFICATIONS Table 2 Parameter Symbol Test Conditions/Comments Min Typ Max Unit

该数据表的模型线

文件文字版本

link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4
Data Sheet ADP7158 SPECIFICATIONS
VIN = VOUT + 0.5 V or 2.3 V, whichever is greater; VEN = VIN; ILOAD = 10 mA; CIN = COUT = 10 µF; CREG = CREF = CBYP = 1 µF; TA = 25°C for typical specifications; TA = −40°C to +125°C for minimum/maximum specifications, unless otherwise noted.
Table 2. Parameter Symbol Test Conditions/Comments Min Typ Max Unit
INPUT VOLTAGE RANGE VIN 2.3 5.5 V LOAD CURRENT ILOAD 2 A OPERATING SUPPLY CURRENT IGND ILOAD = 0 µA 4.0 8.0 mA ILOAD = 2 A 9.0 14.0 mA SHUTDOWN CURRENT IIN_SD EN = GND 0.2 4 µA NOISE1 VOUT = 1.2 V to 3.3 V Output Noise OUTNOISE 10 Hz to 100 kHz 1.6 µV rms 100 Hz to 100 kHz 0.9 µV rms Noise Spectral Density OUTNSD 10 kHz to 1 MHz 1.7 nV/√Hz POWER SUPPLY REJECTION RATIO1 PSRR 1 kHz to 100 kHz, VIN = 4.0 V, VOUT = 3.3 V, 70 dB ILOAD = 2 A 1 MHz, VIN = 4.0 V, VOUT = 3.3 V, ILOAD = 2 A 50 dB 1 kHz to 100 kHz, VIN = 2.6 V, VOUT = 1.8 V, 70 dB ILOAD = 2 A 1 MHz, VIN = 2.6 V, VOUT = 1.8 V, ILOAD = 2 A 50 dB OUTPUT VOLTAGE ACCURACY Output Voltage2 VOUT 1.2 3.3 V Initial Accuracy ILOAD = 10 mA, TA = 25°C −0.6 +0.6 % 10 mA < ILOAD < 2 A, TA = 25°C −1.0 +1.0 % 10 mA < ILOAD < 2 A, TA = −40°C to +125°C −1.5 +1.5 % REGULATION Line ∆VOUT/∆VIN VIN = VOUT + 0.5 V or 2.3 V, whichever is greater −0.1 +0.1 %/V to 5.5 V Load3 ∆VOUT/∆IOUT IOUT = 10 mA to 2 A 0.3 %/A CURRENT-LIMIT THRESHOLD4 ILIMIT REF 22 mA VOUT 2.4 3 3.8 A DROPOUT VOLTAGE5 VDROPOUT IOUT = 1.2 A, VOUT = 3.3 V 120 170 mV IOUT = 2 A, VOUT = 3.3 V 200 280 mV PULL-DOWN RESISTANCE EN = 0 V, VIN = 5.5 V VOUT VOUT_PULL VOUT = 1 V, 650 Ω VREG VREG_PULL VREG = 1 V 31 kΩ REF VREF_PULL VREF = 1 V 850 Ω BYP VBYP_PULL VBYP = 1 V 650 Ω START-UP TIME1, 6 VOUT = 3.3 V VOUT tSTART-UP 1.2 ms VREG tREG_START-UP 0.6 ms REF tREF_START-UP 0.5 ms THERMAL SHUTDOWN1 Threshold TSSD TJ rising 150 °C Hysteresis TSSD_HYS 15 °C UNDERVOLTAGE LOCKOUT (UVLO) THRESHOLDS Input Voltage Rising UVLORISE 2.22 2.29 V Falling UVLOFALL 1.95 2.02 V Hysteresis UVLOHYS 200 mV Rev. C | Page 3 of 22 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TYPICAL APPLICATION CIRCUIT TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS INPUT AND OUTPUT CAPACITORS, RECOMMENDED SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL DATA THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION APPLICATIONS INFORMATION ADIsimPower DESIGN TOOL CAPACITOR SELECTION Output Capacitor Input and VREG Capacitor REF Capacitor BYP Capacitor Capacitor Properties UVLO PROGRAMMABLE PRECISION ENABLE START-UP TIME REF, BYP, AND VREG PINS CURRENT LIMIT AND THERMAL SHUTDOWN THERMAL CONSIDERATIONS Thermal Characterization Parameter (ΨJB) PCB LAYOUT CONSIDERATIONS OUTLINE DIMENSIONS ORDERING GUIDE