Datasheet AD825 (Analog Devices)

Low Cost, General-Purpose High Speed JFET Amplifier Data Sheet AD825 FEATURES CONNECTION DIAGRAMS High speed NC 1 8 NC 41 MHz, −3 dB bandwidth –IN 2 AD825 7 +VS 125 V/µs slew rate TOP VIEW +IN 3 6 OUTPUT (Not to Scale) 80 ns settling time –VS 4 5 NC Input bias current of 20 pA and noise current of 10 fA/√Hz NC = NO CONNECT
00876-E-001
Input voltage noise of 12 nV/√Hz
Figure 1. 8-Lead Plastic SOIC (R-8) Package
Fully specified power supplies: ±5 V to ±15 V Low distortion: −76 dB at 1 MHz NC 1 16 NC High output drive capability NC 2 15 NC Drives unlimited capacitance load NC 3 14 NC 50 mA min output current –INPUT 4 AD825 13 +VS No phase reversal when input is at rail TOP VIEW +INPUT 5 12 OUTPUT (Not to Scale) Available in 8-lead SOIC –VS 6 11 NC NC 7 10 NC APPLICATIONS NC 8 9 NC CCDs NC = NO CONNECT
00876-E-002
Low distortion filters
Figure 2. 16-Lead Plastic SOIC (RW-16) Package
Mixed gain stages Audio amplifiers Photo detector interfaces ADC input buffers DAC output buffers GENERAL DESCRIPTION
The AD825 is a superbly optimized operational amplifier for high speed, low cost, and dc parameters, making it ideally
10V 200ns
suited for a broad range of signal conditioning and data acquisition applications. The ac performance, gain, bandwidth, slew rate, and drive capability are all very stable over temperature. The AD825 also maintains stable gain under varying load conditions. The unique input stage has ultralow input bias current and input current noise. Signals that go to either rail on this high performance input do not cause phase reversals at the output. These features make the AD825 a good choice as a buffer for
10V
MUX outputs, creating minimal offset and gain errors. 00876-E-003 The AD825 is ful y specified for operation with dual ±5 V and Figure 3. Performance with Rail-to-Rail Input Signals ±15 V supplies. This power supply flexibility, and the low supply current of 6.5 mA with excel ent ac characteristics under all supply conditions, makes the AD825 wel -suited for many demanding applications.
Rev. G Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Features Applications Connection Diagrams General Description Table of Contents Revision History Specifications Absolute Maximum Ratings Pin Configurations ESD Caution Typical Performance Characteristics Driving Capacitive Loads Theory of Operation Input Consideration Grounding and Bypassing Second-Order Low-Pass Filter Outline Dimensions Ordering Guide