Datasheet AD712 (Analog Devices) - 4
| 制造商 | Analog Devices |
| 描述 | Precision, Low Cost, High Speed, BiFET Dual Op Amp |
| 页数 / 页 | 20 / 4 — AD712. Data Sheet. AD712J/AD712A/AD712S. AD712K. Parameter. Min. Typ. … |
| 修订版 | I |
| 文件格式/大小 | PDF / 569 Kb |
| 文件语言 | 英语 |
AD712. Data Sheet. AD712J/AD712A/AD712S. AD712K. Parameter. Min. Typ. Max. Unit. 150. 200. 100. +13, −12.5. ±12. ±4.5. ±18. +6.8. +6.0
该数据表的模型线
文件文字版本
AD712 Data Sheet AD712J/AD712A/AD712S AD712K Parameter Min Typ Max Min Typ Max Unit
INPUT VOLTAGE NOISE f = 0.1 Hz to 10 Hz 2 2 µV p-p f = 10 Hz 45 45 nV/√Hz f = 100 Hz 22 22 nV/√Hz f = 1 kHz 18 18 nV/√Hz f = 10 kHz 16 16 nV/√Hz INPUT CURRENT NOISE f = 1 kHz 0.01 0.01 pA/√Hz OPEN-LOOP GAIN VOUT = −10 V to +10 V
150
400
200
400 V/mV TMIN to TMAX 100/100/
100 100
V/mV OUTPUT CHARACTERISTICS Voltage
+13, −12.5
+13.9, −13.3
+13, −12.5
+13.9, −13.3 V ±12/±12/
±12
+13.8, −13.1
±12
+13.8, −13.1 V Current +25 +25 mA POWER SUPPLY Rated Performance ±15 ±15 V Operating Range
±4.5 ±18 ±4.5 ±18
V Quiescent Current +5.0
+6.8
+5.0
+6.0
mA 1 Input offset voltage specifications are guaranteed after 5 minutes of operation at TA = 25°C. 2 Bias current specifications are guaranteed maximum at either input after 5 minutes of operation at TA = 25°C. For higher temperatures, the current doubles every 10°C. 3 Defined as voltage between inputs, such that neither exceeds ±10 V from ground. 4 Typically exceeding −14.1 V negative common-mode voltage on either input results in an output phase reversal. Rev. I | Page 4 of 20 Document Outline FEATURES CONNECTION DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION TYPICAL PERFORMANCE CHARACTERISTICS SETTLING TIME OPTIMIZING SETTLING TIME OP AMP SETTLING TIME—A MATHEMATICAL MODEL APPLICATIONS INFORMATION GUARDING DAC CONVERTER APPLICATIONS NOISE CHARACTERISTICS DRIVING THE ANALOG INPUT OF AN ADC DRIVING A LARGE CAPACITIVE LOAD FILTERS ACTIVE FILTER APPLICATIONS SECOND-ORDER LOW-PASS FILTER 9-POLE CHEBYCHEV FILTER OUTLINE DIMENSIONS ORDERING GUIDE
INPUT VOLTAGE NOISE f = 0.1 Hz to 10 Hz 2 2 µV p-p f = 10 Hz 45 45 nV/√Hz f = 100 Hz 22 22 nV/√Hz f = 1 kHz 18 18 nV/√Hz f = 10 kHz 16 16 nV/√Hz INPUT CURRENT NOISE f = 1 kHz 0.01 0.01 pA/√Hz OPEN-LOOP GAIN VOUT = −10 V to +10 V
150
400
200
400 V/mV TMIN to TMAX 100/100/
100 100
V/mV OUTPUT CHARACTERISTICS Voltage
+13, −12.5
+13.9, −13.3
+13, −12.5
+13.9, −13.3 V ±12/±12/
±12
+13.8, −13.1
±12
+13.8, −13.1 V Current +25 +25 mA POWER SUPPLY Rated Performance ±15 ±15 V Operating Range
±4.5 ±18 ±4.5 ±18
V Quiescent Current +5.0
+6.8
+5.0
+6.0
mA 1 Input offset voltage specifications are guaranteed after 5 minutes of operation at TA = 25°C. 2 Bias current specifications are guaranteed maximum at either input after 5 minutes of operation at TA = 25°C. For higher temperatures, the current doubles every 10°C. 3 Defined as voltage between inputs, such that neither exceeds ±10 V from ground. 4 Typically exceeding −14.1 V negative common-mode voltage on either input results in an output phase reversal. Rev. I | Page 4 of 20 Document Outline FEATURES CONNECTION DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION TYPICAL PERFORMANCE CHARACTERISTICS SETTLING TIME OPTIMIZING SETTLING TIME OP AMP SETTLING TIME—A MATHEMATICAL MODEL APPLICATIONS INFORMATION GUARDING DAC CONVERTER APPLICATIONS NOISE CHARACTERISTICS DRIVING THE ANALOG INPUT OF AN ADC DRIVING A LARGE CAPACITIVE LOAD FILTERS ACTIVE FILTER APPLICATIONS SECOND-ORDER LOW-PASS FILTER 9-POLE CHEBYCHEV FILTER OUTLINE DIMENSIONS ORDERING GUIDE