Datasheet AD8044 (Analog Devices) - 7
| 制造商 | Analog Devices |
| 描述 | Quad 150 MHz Rail-to-Rail Amplifier |
| 页数 / 页 | 16 / 7 — AD8044. 300. 0.03. VS = +5V. 0.02. G = +2. 100. 0.01. 0.00. L = 150. … |
| 修订版 | B |
| 文件格式/大小 | PDF / 294 Kb |
| 文件语言 | 英语 |
AD8044. 300. 0.03. VS = +5V. 0.02. G = +2. 100. 0.01. 0.00. L = 150. –0.01 –0.02. DIFF GAIN (%) –0.03. –0.04. 0.20 0.15. 0.10. 0.05
该数据表的模型线
文件文字版本
AD8044 300 0.03 VS = +5V 0.02 G = +2 100 0.01 R 0.00 L = 150
⍀
–0.01 –0.02 30 DIFF GAIN (%) –0.03 –0.04 0 10 20 30 40 50 60 70 80 90 100 10 0.20 0.15 VS = +5V 0.10 G = +2 0.05 R 3 L = 150
⍀
0.00 INPUT VOLTAGE NOISE (nV/ Hz) –0.05 –0.10 1 –0.15 10 100 1k 10k 100k 1M 10M DIFF PHASE (Degrees) –0.20 FREQUENCY (Hz) 0 10 20 30 40 50 60 70 80 90 100 MODULATING RAMP LEVEL (IRE)
Figure 10. Input Voltage Noise vs. Frequency Figure 13. Differential Gain and Phase Errors
–30 VS = +5V, VO = 2V p-p 0.3 V R –40 S = +5V, L = 100
⍀
V R A S = +3V, L = 100
⍀
V = +1 0.2 R A L = 100
⍀
V = +2 –50 AV = –1 0.1 –60 0.0 11.6MHz –0.1 –70 –0.2 –80 VS = +5V –0.3 RF = 200
⍀
V NORMALIZED GAIN (dB) RL = 150
⍀
TO 2.5V –90 S = +5V, VS = +5V, TOTAL HARMONIC DISTORTION (dBc) –0.4 R G = +2 L = 1k
⍀
RL = 1k
⍀
V A i = 0.2V p-p V = +2 AV = +1 –100 –0.5 1 2 3 4 5 6 7 8 9 10 FUNDAMENTAL FREQUENCY (MHz) –0.6 1M 10M 100M FREQUENCY (Hz)
Figure 11. Total Harmonic Distortion Figure 14. 0.1 dB Gain Flatness
–30 –40 80 –50 10MHz 70 VS = +5V RL = 2k
⍀
–60 60 CL = 5pF –70 50 –80 5MHz 40 GAIN ) –90 30 180 rees –100 1MHz g 20 135 (De –110 WORST HARMONIC (dBc) VS = +5V PHASE R 10 90 –120 L = 2k
⍀
TO 2.5V OPEN-LOOP GAIN (dB) G = +2 0 –130 45 –10 –140 0 80MHz 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 PHASE MARGIN –20 OUTPUT VOLTAGE (V p-p) 30k 100k 1M 10M 100M FREQUENCY (Hz)
Figure 12. Worst Harmonic vs. Output Voltage Figure 15. Open-Loop Gain and Phase Margin vs. Frequency REV. B –7– Document Outline FEATURES APPLICATIONS PRODUCT DESCRIPTION CONNECTION DIAGRAM SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS MAXIMUM POWER DISSIPATION ORDERING GUIDE Typical Performance Characteristics Overdrive Recovery Circuit Description Driving Capacitance Loads APPLICATIONS RGB Buffer Active Filters Layout Considerations OUTLINE DIMENSIONS Revision History
⍀
–0.01 –0.02 30 DIFF GAIN (%) –0.03 –0.04 0 10 20 30 40 50 60 70 80 90 100 10 0.20 0.15 VS = +5V 0.10 G = +2 0.05 R 3 L = 150
⍀
0.00 INPUT VOLTAGE NOISE (nV/ Hz) –0.05 –0.10 1 –0.15 10 100 1k 10k 100k 1M 10M DIFF PHASE (Degrees) –0.20 FREQUENCY (Hz) 0 10 20 30 40 50 60 70 80 90 100 MODULATING RAMP LEVEL (IRE)
Figure 10. Input Voltage Noise vs. Frequency Figure 13. Differential Gain and Phase Errors
–30 VS = +5V, VO = 2V p-p 0.3 V R –40 S = +5V, L = 100
⍀
V R A S = +3V, L = 100
⍀
V = +1 0.2 R A L = 100
⍀
V = +2 –50 AV = –1 0.1 –60 0.0 11.6MHz –0.1 –70 –0.2 –80 VS = +5V –0.3 RF = 200
⍀
V NORMALIZED GAIN (dB) RL = 150
⍀
TO 2.5V –90 S = +5V, VS = +5V, TOTAL HARMONIC DISTORTION (dBc) –0.4 R G = +2 L = 1k
⍀
RL = 1k
⍀
V A i = 0.2V p-p V = +2 AV = +1 –100 –0.5 1 2 3 4 5 6 7 8 9 10 FUNDAMENTAL FREQUENCY (MHz) –0.6 1M 10M 100M FREQUENCY (Hz)
Figure 11. Total Harmonic Distortion Figure 14. 0.1 dB Gain Flatness
–30 –40 80 –50 10MHz 70 VS = +5V RL = 2k
⍀
–60 60 CL = 5pF –70 50 –80 5MHz 40 GAIN ) –90 30 180 rees –100 1MHz g 20 135 (De –110 WORST HARMONIC (dBc) VS = +5V PHASE R 10 90 –120 L = 2k
⍀
TO 2.5V OPEN-LOOP GAIN (dB) G = +2 0 –130 45 –10 –140 0 80MHz 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 PHASE MARGIN –20 OUTPUT VOLTAGE (V p-p) 30k 100k 1M 10M 100M FREQUENCY (Hz)
Figure 12. Worst Harmonic vs. Output Voltage Figure 15. Open-Loop Gain and Phase Margin vs. Frequency REV. B –7– Document Outline FEATURES APPLICATIONS PRODUCT DESCRIPTION CONNECTION DIAGRAM SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS MAXIMUM POWER DISSIPATION ORDERING GUIDE Typical Performance Characteristics Overdrive Recovery Circuit Description Driving Capacitance Loads APPLICATIONS RGB Buffer Active Filters Layout Considerations OUTLINE DIMENSIONS Revision History