Datasheet ADIN1100 (Analog Devices) - 10

link to page 11 link to page 11
ADIN1100 Preliminary Technical Data Pin No. Mnemonic1 Description MEDIA DEPENDENT INTERFACE (MDI)
15 TXP Transmit Positive pin. 12 TXN Transmit Negative pin. 14 RXP Receive Positive pin. 13 RXN Receive Negative pin.
MAC INTERFACE
28 RXD_3/ PHYAD_12 RXD_3: RGMII/MII Receive Data 3 output. See the MAC Interface section. PHYAD_1: PHY Address hardware configuration pin. 29 RXD_2/PHYAD_02 RXD_2: RGMII/MII Receive Data 2 output. See the MAC Interface section. PHYAD_0: PHY Address hardware configuration pin. 30 RXD_1/ MS_SEL2 RXD_1: RGMII/RMII/MII Receive Data 1 output. See the MAC Interface section. MS_SEL: Master/Slave Selection. Set high for prefer master selection, low for prefer slave selection. See Table 9. 31 RXD_0/TX2P4_ENB2 RXD_0: RGMII/RMII/MII Receive Data 0 output. See the MAC Interface section. TX2P4_ENB: Transmit Level Amplitude hardware configuration pin. Set high for 1 V pk-pk transmit amplitude, low supports both 1 V pk-pk and 2.4 V pk-pk transmit amplitude. See Table 10. 32 RX_CLK/RXC/MACIF_SEL02 RX_CLK: 2.5 MHz MII Receive Clock output. RXC: 2.5 MHz RGMII Receive Clock Output MACIF_SEL0: MAC Interface Selection hardware configuration pin. See Table 11. 33 RX_DV/RX_CTL/SWPD_ENB2 RX_DV: RMII/MII mode Received Data Valid output. This signal is known as CRS_DV in RMII mode. When asserted high, it indicates valid data is present on the RXD_x pins. RX_CTL: RGMII mode Receive Control Signal. This is a combination of the RX_DV and RX_ER signals using both edges of RXC. SWPD_ENB: Software Powerdown Configuration. Set low to configure PHY to enter software powerdown mode after power-up/reset. See Table 8. 34 RX_ER/MACIF_SEL12 RX_ER: RMII/MII mode Receive Error detected output. When asserted high, it indicates that the PHY has detected a receive error. MACIF_SEL1: MAC Interface Selection hardware configuration pin. See Table 11. 36 TX_ER RMII/MII mode Transmit Error detected input from the MAC to the PHY. 37 TX_EN/TX_CTL RMII/MII mode Transmit Enable input from the MAC to the PHY, indicating that transmission data is available on the TXD_x lines. TX_CTL: RGMII mode Transmit Control Signal. This is a combination of the TX_EN and RX_ER signals using both edges of TXC. 38 TX_CLK/TXC TX_CLK: 2.5 MHz MII Transmit Clock Output. TXC: 2.5 MHz RGMII Transmit Clock Input 2 TXD_3/MEDIA_CNV2 TXD_3: RGMII/MII Transmit Data 3 input. See the MAC Interface section. MEDIA_CNV: Media Convertor hardware configuration pin. 1 TXD_2 RGMII/MII Transmit Data 2 input. See the MAC Interface section. 40 TXD_1 RGMII/RMII/MII Transmit Data 1 input. See the MAC Interface section. 39 TXD_0 RGMII/RMII/MII Transmit Data 0 input. See the MAC Interface section.
STATUS
4 LINK_ST/PHYAD_22 LINK_ST: Link Status output to indicate whether a valid link has been established. LINK_ST is active high. PHYAD_2: PHY Address hardware configuration pin. 3 LED_0 Programmable LED indicator for general purpose LED. The LED is active lowThe LED can be active high or active low. By default, LED_0 is configured to turn on when a link is established and blink when there is activity. See the LED Link/Activity section. 6 LED_1 Programmable LED indicator for general purpose LED. The LED can be active high or active low. By default, LED_1 is disabled. See the LED/Activity section. Rev. PrG | Page 10 of 70 Document Outline Features Applications General Description Functional Block Diagram Specifications Timing Characteristics Power-Up Timing Management Interface Timing Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Theory of Operation Power Supply Domains MAC Interface MII Interface Mode RMII Interface Mode RGMII Interface Mode Auto-Negotiation Transmit Amplitude Resolution Master/Slave Resolution Management Interface Interrupt (INT_N) MDI Interface Reset Operation Power-On Reset Hardware Reset Software Reset PHY Subsystem Reset MAC Interface Reset Status LEDs LED Function Link Status Pin Powerdown Modes Hardware Powerdown Mode Software Powerdown Mode Hardware Configuration Pins Hardware Configuration Pin Functions PHY Address Configuration Software Powerdown after Reset Master/Slave Preference Transmit Amplitude MAC Interface Selection Media Convertor Bringing Up 10BASE-T1L Links Unmanaged PHY Operation Managed PHY Operation Power-up and Reset Complete Configuring the Part for Linking Advertisement of Transmit Level Operating Mode Advertisement of Master/Slave Successful Completion of Auto-Negotiation Link Status On-Chip Diagnostics Loopback Modes PMA Loopback PCS Loopback MAC Interface Loopback MAC Interface Remote Loopback External MII/RMII Loopback Frame Generator and Checker Frame Generator and Checker used with Remote Loopback with Two PHYs Test Modes Accessing the test modes Applications Information System Level Power Management Transmit Level = 1.0 V pk-pk Transmit Level = 2.4 V pk-pk Component Recommendations Crystal External Clock Input Register Summary Clause 22 Clause 45 Recommended Register Operation Latch Low Registers IEEE Duplicated Registers Read Modify Write Operation Clause 22 Register Details MII Control Register MII Status Register PHY Identifier 1 Register PHY Identifier 2 Register MMD Access Control Register MMD Access Register Clause 45 Register Details PMA/PMD Control 1 Register PMA/PMD Status 1 Register PMA/PMD MMD Devices in Package 1 Register PMA/PMD MMD Devices in Package 2 Register PMA/PMD Control 2 Register PMA/PMD Status 2 Register PMA/PMD Transmit Disable Register PMA/PMD Extended Abilities Register BASE-T1 PMA/PMD Extended Ability Register BASE-T1 PMA/PMD Control Register 10BASE-T1L PMA Control Register 10BASE-T1L PMA Status Register 10BASE-T1L Test Mode Control Register Frequency Offset Saturation Threshold for CR Stability Check Register Slave IIR Filter Change Echo Acquisition Clock Recovery Proportional Gain Register 10BASE-T1L PMA Link Status Register MSE Value Register PCS Control 1 Register PCS Status 1 Register PCS MMD Devices in Package 1 Register PCS MMD Devices in Package 2 Register PCS Status 2 Register 10BASE-T1L PCS Control Register 10BASE-T1L PCS Status Register AUTO-_NEGOTIATION MMD Devices in Package 1 Register AUTO-_NEGOTIATION MMD Devices in Package 2 Register BASE-T1 Autonegotiation Control Register BASE-T1 Autonegotiation Status Register BASE-T1 Autonegotiation Advertisement [15:0] Register BASE-T1 Autonegotiation Advertisement [31:16] Register BASE-T1 Autonegotiation Advertisement [47:32] Register BASE-T1 Autonegotiation Link Partner Base Page Ability [15:0] Register BASE-T1 Autonegotiation Link Partner Base Page Ability [31:16] Register BASE-T1 Autonegotiation Link Partner Base Page Ability [47:32] Register BASE-T1 Autonegotiation Next Page Transmit [15:0] Register BASE-T1 Autonegotiation Next Page Transmit [31:16] Register BASE-T1 Autonegotiation Next Page Transmit [47:32] Register BASE-T1 Autonegotiation Link Partner Next Page Ability [15:0] Register BASE-T1 Autonegotiation Link Partner Next Page Ability [31:16] Register BASE-T1 Autonegotiation Link Partner Next Page Ability [47:32] Register 10BASE-T1 Autonegotiation Control Register 10BASE-T1 Autonegotiation Status Register Extra Autonegotiation Status Register PHY Instantaneous Status Register Vendor Specific MMD 1 Device Identifier High Register Vendor Specific MMD 1 Device Identifier Low Register Vendor Specific 1 MMD Devices in Package Register Vendor Specific 1 MMD Devices in Package Register Vendor Specific MMD 1 Status Register System Interrupt Status Register System Interrupt Mask Register Software Reset Register Software Power-down Control Register PHY Subsystem Reset Register PHY MAC Interface Reset Register System Status Register CRSM Power Management Control Register MAC Interface Configuration Register CRSM Diagnostics Clock Control Register Package Configuration Values Register MDIO Control Register Pinmux Configuration 1 Register Pinmux Configuration 2 Register LED 0 ON/_OFF Blink Time Register LED 1 ON/_OFF Blink Time Register LED Control Register LED Polarity Register Vendor Specific MMD 2 Device Identifier High Register Vendor Specific MMD 2 Device Identifier Low Register Vendor Specific 2 MMD Devices in Package Register Vendor Specific 2 MMD Devices in Package Register Vendor Specific MMD 2 Status Register PHY Subsystem Interrupt Status Register PHY Subsystem Interrupt Mask Register Frame Checker Enable Register Frame Checker Interrupt Enable Register Frame Checker Transmit Select Register Receive Error Count Register Frame Checker Count High Register Frame Checker Count Low Register Frame Checker Length Error Count Register Frame Checker Alignment Error Count Register Frame Checker Symbol Error Count Register Frame Checker Oversized Frame Count Register Frame Checker Undersized Frame Count Register Frame Checker Odd Nibble Frame Count Register Frame Checker Odd Preamble Packet Count Register Frame Checker False Carrier Count Register Frame Generator Enable Register Frame Generator CONTROL/_RESTART Register Frame Generator Continuous Mode Enable Register Frame Generator Interrupt Enable Register Frame Generator Frame Length Register Frame Generator Number of Frames High Register Frame Generator Number of Frames Low Register Frame Generator Done Register RMII Configuration Register MAC Interface Loopbacks Configuration Register MAC Start Of Packet (SOP) Generation Control Register PCB Layout Recommendations PHY Package Layout Component Placement Crystal Placement and Routing Outline Dimensions