Datasheet PMG1-S1 (Infineon) - 2

link to page 2
PMG1-S1 Datasheet
Power Delivery Microcontroller Gen1
PMG1-S1 Datasheet, Power Delivery Microcontroller Gen1 PMG1 Family General Description
PMG1 (Power Delivery Microcontroller Gen1) is a family of high-voltage USB-C power delivery (PD) microcontrollers (MCU). These chips include an Arm® Cortex®-M0/M0+ CPU and USB-C PD controller along with analog and digital peripherals. PMG1 is targeted for any embedded system that provides/consumes power to/from a high-voltage USB-C PD port and leverages the microcontroller to provide additional control capability. Figure 1 illustrates the PMG1 family segmentation.
Figure 1. PMG1 Family Segmentation
Flash / RAM Feature
PMG1-S3* PMG1-S3*
USB, Crypto, LDO, 1x PD Sink/ 2x PD Sink/ 256KB / NFET Gate Drivers, Source, Source, 32KB Capsense, 12-bit ADC, 28V VBUS, 28V VBUS, SCB, TCPWM 48-QFN 97-BGA
PMG1-S2
USB, Crypto, LDO, 1x PD Sink/ NFET Gate Drivers, 128KB / Source, 8-bit ADC, SCB, 8KB 21.5V VBUS, TCPWM 40-QFN
PMG1-S1
1x PD Sink/ LDO, 128KB / Source, PFET Gate Drivers, 12KB 21.5V VBUS, 8-bit ADC, SCB, 40-QFN TCPWM
PMG1-S0
LDO, 64KB / 1x PD Sink, PFET Gate Drivers, 8KB 21.5V VBUS, 8-bit ADC, SCB, 24-QFN TCPWM < 15 < 20 < 25 < 30 < 55 GPIO# M0 M0+ *Contact your local Cypress sales office for more information on PMG1-S3.
Cypress Semiconductor Corporation
• 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 002-31597 Rev. *B Revised May 27, 2021 Document Outline PMG1-S1 Datasheet, Power Delivery Microcontroller Gen1 PMG1 Family General Description PMG1-S1 General Description Features USB-PD Type-C Legacy Charging (source and sink) Mux Integrated VBUS Load Switch Controller LDO 32-bit MCU Subsystem Integrated Digital Blocks Authentication Clocks and Oscillators Operating Range Hot-Swappable I/Os Packages Block Diagram Contents Development Support Documentation Online Tools ModusToolbox™ IDE and PMG1 SDK Functional Overview USB-PD Subsystem (SS) USB-PD Physical Layer VCONN FET ADC USB 2.0 Mux VBUS Discharge VBUS Regulator Gate Driver for VBUS PFET on Consumer Path Charger Detect High-Voltage Tolerant CC Lines VBUS Load Switch Controller for Provider Path RCP CSA Slew-Rate Controllable Gate Driver Overvoltage and Undervoltage Protection on VBUS Overcurrent Protection on VBUS True Random Number Generator CPU and Memory Subsystem CPU Flash SROM SRAM Peripherals Timer/Counter/PWM Block (TCPWM) GPIO Power System Overview Pinouts Application Diagrams Electrical Specifications Absolute Maximum Ratings Device-Level Specifications DC Specifications CPU GPIO XRES Digital Peripherals Pulse Width Modulation (PWM) for GPIO Pins I2C UART SPI Memory System Resources Power-on-Reset (POR) with Brown Out SWD Interface Internal Main Oscillator Internal Low-speed Oscillator PD Analog-to-Digital Converter Charger Detect VSYS Switch CSA VBUS UV/OV Consumer Side PFET Gate Driver Provider Side PFET Gate Driver Provider Side PFET RCP DP/DM Switch VCONN Switch VBUS Ordering Information Ordering Code Definitions Packaging Acronyms Document Conventions Units of Measure Document History Page Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC® Solutions Cypress Developer Community Technical Support