Datasheet ADG5401 (Analog Devices)

High Voltage Latch-Up Proof, Single SPST Switch Data Sheet ADG5401 FEATURES FUNCTIONAL BLOCK DIAGRAM Latch-up immune under all circumstances ADG5401 Human body model (HBM) ESD rating: 8 kV Low on resistance: 6.5 Ω S D ±9 V to ±22 V dual-supply operation 9 V to 40 V single-supply operation 48 V supply maximum ratings IN Fully specified at ±15 V, ±20 V, +12 V, and +36 V VDD to VSS analog signal range
001
SWITCHES SHOWN FOR A LOGIC 1 INPUT
11728-
APPLICATIONS
Figure 1.
High voltage signal routing Automatic test equipment Analog front-end circuits Precision data acquisition Amplifier gain select Industrial instrumentation Relay replacement GENERAL DESCRIPTION PRODUCT HIGHLIGHTS
The ADG5401 is a monolithic industrial, complementary metal 1. Trench isolation guards against latch-up. A dielectric trench oxide semiconductor (CMOS) analog switch containing a latch- separates the P channel and N channel transistors, thereby up immune single-pole/single-throw (SPST) switch. The switch preventing latch-up even under severe overvoltage conducts equally well in both directions when on, and has an conditions. input signal range that extends to the power supplies. In the off 2. Low RON of 6.5 Ω. condition, signal levels up to the supplies are blocked. 3. Dual-supply operation. For applications where the analog The ultralow on resistance and on-resistance flatness of these signal is bipolar, the ADG5401 can operate from dual switches make them ideal solutions for data acquisition and gain supplies of up to ±22 V. switching applications, where low distortion is critical. The 4. Single-supply operation. For applications where the analog latch-up immune construction and high ESD rating make these signal is unipolar, the ADG5401 can operate from a single- switches more robust in harsh environments. rail power supply of up to 40 V. 5. 3 V logic compatible digital inputs: VINH = 2.0 V, VINL = 0.8 V. 6. No VL logic power supply required. 7. Available in 8-lead MSOP package and 8-lead, 2 mm × 3 mm LFCSP packages.
Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2013–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ±15 V DUAL SUPPLY ±20 V DUAL SUPPLY 12 V SINGLE SUPPLY 36 V SINGLE SUPPLY CONTINUOUS CURRENT PER CHANNEL, S OR D ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS TERMINOLOGY APPLICATIONS INFORMATION TRENCH ISOLATION OUTLINE DIMENSIONS ORDERING GUIDE