Datasheet TSB711, TSB711A TSB712, TSB712A (STMicroelectronics) - 6
| 制造商 | STMicroelectronics |
| 描述 | Precision Rail-To-Rail Input/Output 36 V, 6 MHz Op Amps |
| 页数 / 页 | 32 / 6 — TSB711, TSB711A, TSB712, TSB712A. Electrical characteristics |
| 文件格式/大小 | PDF / 4.3 Mb |
| 文件语言 | 英语 |
TSB711, TSB711A, TSB712, TSB712A. Electrical characteristics
该数据表的模型线
文件文字版本
link to page 7 link to page 7 link to page 7
TSB711, TSB711A, TSB712, TSB712A Electrical characteristics Table 6. Electrical characteristics at VCC = 5 V, VICM = VOUT = VCC / 2, Tamb = 25 °C and RL connected to VCC / 2 (unless otherwise specified) Symbol Parameter Conditions Min. Typ. Max. Unit DC performance
TSB711A, TSB712A, T = 25 °C, ± 350 VCC- ≤ VICM ≤ VCC+ - 1.5 V TSB711A,TSB712A, T = 25 °C, VCC- ≤ VICM ≤ VCC+ ± 650 TSB711A,TSB712A, -40 °C < T < 125 °C, ± 750 VCC- ≤ VICM ≤ VCC+ - 1.5 V TSB711A, TSB712A, -40 °C < T < 125 °C, ± 1050 V V CC- ≤ VICM ≤ VCC+ io Input offset voltage µV TSB711, TSB712, T = 25 °C, VCC- ≤ VICM ≤ VCC+ - ± 800 1.5 V TSB711, TSB712, T = 25 °C, VCC- ≤ VICM ≤ VCC+ ± 1200 TSB711, TSB712, -40 °C < T < 125 °C, ± 1100 VCC- ≤ VICM ≤ VCC+ - 1.5 V TSB711, TSB712, -40 °C < T < 125 °C, ± 1400 VCC- ≤ VICM ≤ VCC+ ΔVio / ΔT Input offset voltage drift -40°C < T < 125 °C (1) 4 µV/°C VICM = VCC+, T = 25 °C 0 300 VICM = VCC+, -40 °C < T < 125 °C 0 900 IIB Input bias current (2) VICM = VCC-, T = 25 °C -100 0 nA VICM = VCC-, -40 °C < T < 125 °C -200 0 VICM = VCC+ 10 IIO Input offset current (3) VICM = VCC- 10 RL ≥ 10 kΩ, (VCC-) + 0.5 V ≤ VOUT ≤ (VCC+) - 0.5 V, 105 120 T = 25 °C AVD Open loop gain dB RL ≥ 10 kΩ, (VCC-) + 0.5 V ≤ VOUT ≤ (VCC+) - 0.5 V, 100 -40 °C < T < 125 °C (VCC-) ≤ VICM ≤ ( VCC+) - 1.5 V, T = 25 °C 95 125 (VCC-) ≤ VICM ≤ (VCC+) - 1.5 V, -40 °C < T < 125 °C 90 TSB711A, TSB712A (VCC-) ≤ VICM ≤ (VCC+), 80 105 T = 25 °C Common-mode rejection ratio CMR TSB711A, TSB712A (V dB 20 log ( ∆V CC-) ≤ VICM ≤ (VCC+), INCM / ∆VIO ) 75 -40 °C < T < 125 °C TSB711, TSB712 (VCC-) ≤ VICM ≤ (VCC+), T = 25 °C 75 105 TSB711, TSB712 (VCC-) ≤ VICM ≤ (VCC+), 70 -40 °C < T < 125 °C No load, -40 °C < T < 125 °C 90 V High level output voltage OH (drop voltage from VCC+) ISOURCE = 2 mA, -40 °C < T < 125 °C 200 mV No load, -40 °C < T < 125 °C 90 VOL Low level output voltage ISINK = 2 mA, -40 °C < T < 125 °C 200
DS12487
-
Rev 7 page 6/32
Document Outline TSB711, TSB711A, TSB712, TSB712A 1 Pin description 2 Absolute maximum ratings and operating conditions 3 Electrical characteristics 4 Typical performance characteristics 5 Application information 5.1 Operating voltages 5.2 Input pin voltage range 5.3 Rail-to-rail input stage 5.4 Input offset voltage drift over the temperature 5.5 Long term input offset voltage drift 5.6 EMI rejection 5.7 Maximum power dissipation 5.8 Capacitive load and stability 5.9 PCB layout recommendations 5.10 Decoupling capacitor 6 Typical applications 6.1 Low-side current sensing 7 Package information 7.1 SOT23-5 package information 7.2 MiniSO8 package information 7.3 SO8 package information 8 Ordering information Revision history
TSB711, TSB711A, TSB712, TSB712A Electrical characteristics Table 6. Electrical characteristics at VCC = 5 V, VICM = VOUT = VCC / 2, Tamb = 25 °C and RL connected to VCC / 2 (unless otherwise specified) Symbol Parameter Conditions Min. Typ. Max. Unit DC performance
TSB711A, TSB712A, T = 25 °C, ± 350 VCC- ≤ VICM ≤ VCC+ - 1.5 V TSB711A,TSB712A, T = 25 °C, VCC- ≤ VICM ≤ VCC+ ± 650 TSB711A,TSB712A, -40 °C < T < 125 °C, ± 750 VCC- ≤ VICM ≤ VCC+ - 1.5 V TSB711A, TSB712A, -40 °C < T < 125 °C, ± 1050 V V CC- ≤ VICM ≤ VCC+ io Input offset voltage µV TSB711, TSB712, T = 25 °C, VCC- ≤ VICM ≤ VCC+ - ± 800 1.5 V TSB711, TSB712, T = 25 °C, VCC- ≤ VICM ≤ VCC+ ± 1200 TSB711, TSB712, -40 °C < T < 125 °C, ± 1100 VCC- ≤ VICM ≤ VCC+ - 1.5 V TSB711, TSB712, -40 °C < T < 125 °C, ± 1400 VCC- ≤ VICM ≤ VCC+ ΔVio / ΔT Input offset voltage drift -40°C < T < 125 °C (1) 4 µV/°C VICM = VCC+, T = 25 °C 0 300 VICM = VCC+, -40 °C < T < 125 °C 0 900 IIB Input bias current (2) VICM = VCC-, T = 25 °C -100 0 nA VICM = VCC-, -40 °C < T < 125 °C -200 0 VICM = VCC+ 10 IIO Input offset current (3) VICM = VCC- 10 RL ≥ 10 kΩ, (VCC-) + 0.5 V ≤ VOUT ≤ (VCC+) - 0.5 V, 105 120 T = 25 °C AVD Open loop gain dB RL ≥ 10 kΩ, (VCC-) + 0.5 V ≤ VOUT ≤ (VCC+) - 0.5 V, 100 -40 °C < T < 125 °C (VCC-) ≤ VICM ≤ ( VCC+) - 1.5 V, T = 25 °C 95 125 (VCC-) ≤ VICM ≤ (VCC+) - 1.5 V, -40 °C < T < 125 °C 90 TSB711A, TSB712A (VCC-) ≤ VICM ≤ (VCC+), 80 105 T = 25 °C Common-mode rejection ratio CMR TSB711A, TSB712A (V dB 20 log ( ∆V CC-) ≤ VICM ≤ (VCC+), INCM / ∆VIO ) 75 -40 °C < T < 125 °C TSB711, TSB712 (VCC-) ≤ VICM ≤ (VCC+), T = 25 °C 75 105 TSB711, TSB712 (VCC-) ≤ VICM ≤ (VCC+), 70 -40 °C < T < 125 °C No load, -40 °C < T < 125 °C 90 V High level output voltage OH (drop voltage from VCC+) ISOURCE = 2 mA, -40 °C < T < 125 °C 200 mV No load, -40 °C < T < 125 °C 90 VOL Low level output voltage ISINK = 2 mA, -40 °C < T < 125 °C 200
DS12487
-
Rev 7 page 6/32
Document Outline TSB711, TSB711A, TSB712, TSB712A 1 Pin description 2 Absolute maximum ratings and operating conditions 3 Electrical characteristics 4 Typical performance characteristics 5 Application information 5.1 Operating voltages 5.2 Input pin voltage range 5.3 Rail-to-rail input stage 5.4 Input offset voltage drift over the temperature 5.5 Long term input offset voltage drift 5.6 EMI rejection 5.7 Maximum power dissipation 5.8 Capacitive load and stability 5.9 PCB layout recommendations 5.10 Decoupling capacitor 6 Typical applications 6.1 Low-side current sensing 7 Package information 7.1 SOT23-5 package information 7.2 MiniSO8 package information 7.3 SO8 package information 8 Ordering information Revision history