Datasheet HEF4013B (Nexperia) - 6
| 制造商 | Nexperia |
| 描述 | Dual D-Type Flip-Flop |
| 页数 / 页 | 14 / 6 — Nexperia. HEF4013B. Dual D-type flip-flop. 11. Dynamic characteristics … |
| 文件格式/大小 | PDF / 253 Kb |
| 文件语言 | 英语 |
Nexperia. HEF4013B. Dual D-type flip-flop. 11. Dynamic characteristics Table 7. Dynamic characteristics. Symbol Parameter
该数据表的模型线
文件文字版本
link to page 8 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 8 link to page 8
Nexperia HEF4013B Dual D-type flip-flop 11. Dynamic characteristics Table 7. Dynamic characteristics
Tamb = 25 °C, unless otherwise specified. For test circuit see Fig. 5.
Symbol Parameter Conditions VDD Extrapolation formula Min Typ Max Unit
tPHL HIGH to LOW nCP to nQ, nQ; 5 V [1] 83 + 0.55 × CL - 110 220 ns propagation delay see Fig. 3 10 V 34 + 0.23 × CL - 45 90 ns 15 V 22 + 0.16 × CL - 30 60 ns nSD to nQ 5 V [1] 73 + 0.55 × CL - 100 200 ns 10 V 29 + 0.23 × CL - 40 80 ns 15 V 22 + 0.16 × CL - 30 60 ns nCD to nQ 5 V [1] 73 + 0.55 × CL - 100 200 ns 10 V 29 + 0.23 × CL - 40 80 ns 15 V 22 + 0.16 × CL - 30 60 ns tPLH LOW to HIGH nCP to nQ, nQ; 5 V [1] 68 + 0.55 × CL - 95 190 ns propagation delay see Fig. 3 10 V 29 + 0.23 × CL - 40 80 ns 15 V 22 + 0.16 × CL - 30 60 ns nSD to nQ 5 V [1] 48 + 0.55 × CL - 75 150 ns 10 V 24 + 0.23 × CL - 35 70 ns 15 V 17 + 0.16 × CL - 25 50 ns nCD to nQ 5 V [1] 33 + 0.55 × CL - 60 120 ns 10 V 19 + 0.23 × CL - 30 60 ns 15 V 12 + 0.16 × CL - 20 40 ns tt transition time see Fig. 3 5 V [1] 10 + 1.00 × CL - 60 120 ns 10 V 9 + 0.42 × CL - 30 60 ns 15 V 6 + 0.28 × CL - 20 40 ns tsu set-up time nD to nCP; see Fig. 3 5 V 40 20 - ns 10 V 25 10 - ns 15 V 15 5 - ns th hold time nD to nCP; see Fig. 3 5 V 20 0 - ns 10 V 20 0 - ns 15 V 15 0 - ns tW pulse width nCP input LOW; 5 V 60 30 - ns see Fig. 3 10 V 30 15 - ns 15 V 20 10 - ns nSD input HIGH; 5 V 50 25 - ns see Fig. 4 10 V 24 12 - ns 15 V 20 10 - ns nCD input HIGH; 5 V 50 25 - ns see Fig. 4 10 V 24 12 - ns 15 V 20 10 - ns HEF4013B All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. Al rights reserved
Product data sheet Rev. 12 — 24 July 2024 6 / 14
Document Outline 1. General description 2. Features and benefits 3. Applications 4. Ordering information 5. Functional diagram 6. Pinning information 6.1. Pinning 6.2. Pin description 7. Functional description 8. Limiting values 9. Recommended operating conditions 10. Static characteristics 11. Dynamic characteristics 11.1. Waveforms and test circuit 12. Application information 13. Package outline 14. Abbreviations 15. Revision history 16. Legal information Contents
Nexperia HEF4013B Dual D-type flip-flop 11. Dynamic characteristics Table 7. Dynamic characteristics
Tamb = 25 °C, unless otherwise specified. For test circuit see Fig. 5.
Symbol Parameter Conditions VDD Extrapolation formula Min Typ Max Unit
tPHL HIGH to LOW nCP to nQ, nQ; 5 V [1] 83 + 0.55 × CL - 110 220 ns propagation delay see Fig. 3 10 V 34 + 0.23 × CL - 45 90 ns 15 V 22 + 0.16 × CL - 30 60 ns nSD to nQ 5 V [1] 73 + 0.55 × CL - 100 200 ns 10 V 29 + 0.23 × CL - 40 80 ns 15 V 22 + 0.16 × CL - 30 60 ns nCD to nQ 5 V [1] 73 + 0.55 × CL - 100 200 ns 10 V 29 + 0.23 × CL - 40 80 ns 15 V 22 + 0.16 × CL - 30 60 ns tPLH LOW to HIGH nCP to nQ, nQ; 5 V [1] 68 + 0.55 × CL - 95 190 ns propagation delay see Fig. 3 10 V 29 + 0.23 × CL - 40 80 ns 15 V 22 + 0.16 × CL - 30 60 ns nSD to nQ 5 V [1] 48 + 0.55 × CL - 75 150 ns 10 V 24 + 0.23 × CL - 35 70 ns 15 V 17 + 0.16 × CL - 25 50 ns nCD to nQ 5 V [1] 33 + 0.55 × CL - 60 120 ns 10 V 19 + 0.23 × CL - 30 60 ns 15 V 12 + 0.16 × CL - 20 40 ns tt transition time see Fig. 3 5 V [1] 10 + 1.00 × CL - 60 120 ns 10 V 9 + 0.42 × CL - 30 60 ns 15 V 6 + 0.28 × CL - 20 40 ns tsu set-up time nD to nCP; see Fig. 3 5 V 40 20 - ns 10 V 25 10 - ns 15 V 15 5 - ns th hold time nD to nCP; see Fig. 3 5 V 20 0 - ns 10 V 20 0 - ns 15 V 15 0 - ns tW pulse width nCP input LOW; 5 V 60 30 - ns see Fig. 3 10 V 30 15 - ns 15 V 20 10 - ns nSD input HIGH; 5 V 50 25 - ns see Fig. 4 10 V 24 12 - ns 15 V 20 10 - ns nCD input HIGH; 5 V 50 25 - ns see Fig. 4 10 V 24 12 - ns 15 V 20 10 - ns HEF4013B All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. Al rights reserved
Product data sheet Rev. 12 — 24 July 2024 6 / 14
Document Outline 1. General description 2. Features and benefits 3. Applications 4. Ordering information 5. Functional diagram 6. Pinning information 6.1. Pinning 6.2. Pin description 7. Functional description 8. Limiting values 9. Recommended operating conditions 10. Static characteristics 11. Dynamic characteristics 11.1. Waveforms and test circuit 12. Application information 13. Package outline 14. Abbreviations 15. Revision history 16. Legal information Contents