Datasheet ADA4961 (Analog Devices)

Low Distortion, 3.2 GHz, RF DGA Data Sheet ADA4961 FEATURES FUNCTIONAL BLOCK DIAGRAM P High speed U CC4 CC3 CC2 CC1 −3 dB bandwidth: 3.2 GHz V V V V PM PW 24 23 22 21 20 19 −1 dB bandwidth: 1.8 GHz Slew rate: 12,000 V/μs EXPOSED ADA4961 PAD Digitally adjustable gain VIN+ 2 17 VOUT+ 0dB TO 21dB Voltage gain: −6 dB to +15 dB ATTEN +15dB Power gain: −3 dB to +18 dB VIN– 3 16 VOUT– 5-bit parallel or SPI bus gain control with fast attack 18 DNC IMD3/HD3 distortion, maximum gain, 5 V, high performance GND 4 15 DNC (HP) mode GND 5 14 DNC 1 7 8 9 10 11 12 13 6 IMD3/HD3 at 1 GHz: −90 dBc/−83 dBc D IO K S A H E L C F A1 A0 C D IMD3/HD3 at 1.5 GHz: −85 dBc/−75 dBc GN SD C T A3/ A2/ LA MO IMD3/HD3 at 2 GHz: −70 dBc/−70 dBc A4/
01 0 4-
Low noise NOTES 1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.
245 1
Noise density referred to output (RTO): −154 dBm/Hz
Figure 1.
Noise figure: 5.5 dB at AV = 15 dB, 1 GHz Differential impedances: 100 Ω input, 50 Ω output Low power mode operation, power-down control Single 3.3 V or 5 V supply operation Available in 24-lead, 4 mm × 4 mm LFSCP APPLICATIONS ADC driver for 10-bit to 14-bit GSPS converters RF/IF gain blocks Line drivers Instrumentation Satellite communications Data acquisition Military systems GENERAL DESCRIPTION
The ADA4961 is a high performance, BiCMOS RF digital gain digital adjustability provides for 1 dB resolution, thus optimizing amplifier (DGA), optimized for driving heavy loads out to the signal-to-noise ratio (SNR) for input levels spanning 21 dB. 2.0 GHz and beyond. The device typically achieves −90 dBc The ADA4961 is optimized for wideband, low distortion IMD3 performance at 500 MHz and −85 dBc at 1.5 GHz. This performance at frequencies up to 2 GHz. These attributes, RF performance allows GHz converters to achieve their optimum together with wide gain adjustment and relatively low power, performance with minimal limitations of the driver amplifier or make the ADA4961 the amplifier of choice for many high speed constraints on overall power that typically result from GaAs applications, including IF, RF, and broadband applications amplifiers. This device can easily drive 10-bit to16-bit HS where dynamic range at very high frequencies is critical. converters. The ADA4961 is ideally suited for driving not only analog-to- For many receiver applications, antialias filter (AAF) designs digital converters (ADCs), but also mixers, pin diode can be simplified or not required. attenuators, SAW filters, and multielement discrete devices. It is The ADA4961 has an internal differential input impedance of available in a 4 mm × 4 mm, 24-lead LFCSP and operates over a 100 Ω and a differential dynamic output impedance of 50 Ω, temperature range of −40°C to +85°C. eliminating the need for external termination resistors. The
Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS NOISE/HARMONIC PERFORMANCE TIMING SPECIFICATIONS Timing Diagram ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS CHARACTERIZATION AND TEST CIRCUITS AC CHARACTERIZATION OUTPUT FILTER THEORY OF OPERATION DIGITAL INTERFACE OVERVIEW PARALLEL DIGITAL INTERFACE SERIAL PERIPHERAL INTERFACE (SPI) Fast Attack APPLICATIONS INFORMATION BASIC CONNECTIONS ADC DRIVING LOW-PASS ANTIALIAS FILTERING FOR THE ADC INTERFACE LAYOUT CONSIDERATIONS EVALUATION BOARD OUTLINE DIMENSIONS ORDERING GUIDE