Datasheet MCP6281, MCP6281R, MCP6282, MCP6283, MCP6284, MCP6285 (Microchip) - 7

MCP6281/1R/2/3/4/5 TYPICAL PERFORMANCE CURVES (CONTINUED) Note:
Unless otherwise indicated, T ≈ A = +25°C, VDD = +2.2V to +6.0V, VSS = GND, VCM = VDD/2, VOUT VDD/2, VL = VDD/2, RL = 10 kΩ to VL, CL = 60 pF and CS is tied low.
600 1000 500 nt re r) 400 ie 100 plif 300 m scent Cur A/a T 200 ie A = +125°C u (µ T 10 A = +85°C Q V T OL - VSS 100 A = +25°C TA = -40°C VDD - VOH 0 Ouput Voltage Headroom (mV) 1 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 0.01 0.1 1 10 Power Supply Voltage (V) Output Current Magnitude (mA) FIGURE 2-13:
Quiescent Current vs.
FIGURE 2-16:
Output Voltage Headroom Power Supply Voltage. vs. Output Current Magnitude.
120 0 6 90 V 100 -30 t DD = 5.5V ) 5 85 Gain duc 80 -60 o VDD = 2.2V Gain Bandwidth Product (°) ase (° Pr 4 80 h in 60 -90 th ) Phase z id H 3 w V 75 DD = 5.5V 40 -120 (M nd a se Marg 2 70 20 -150 B in Phase Margin V Pha DD = 2.2V Open-Loop Gain (dB) Open-Loop P a 1 65 0 -180 G 0 60 -20 -210
-01 00 01 02 03 04 05 06 07 08 E + + + + + + + + + E E E E E E E E E 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.
0.1 1 10 100 1k 10k 100k 1M 10M 100M -50 -25 0 25 50 75 100 125 Frequency (Hz) Ambient Temperature (°C) FIGURE 2-14:
Open-Loop Gain, Phase vs.
FIGURE 2-17:
Gain Bandwidth Product, Frequency. Phase Margin vs. Ambient Temperature.
10 4.5 4.0 Falling Edge, VDD = 2.2V VDD = 5.5V Falling Edge, VDD = 5.5V ltage 3.5 o s) ) P /µ 3.0 P- VDD = 2.2V (V tput V 2.5 u 1 te a O 2.0 R m w u Swing (V 1.5 Rising Edge, V le DD = 5.5V m S Rising Edge, V 1.0 DD = 2.2V Maxi 0.5 0.0 0.1
03 04 05 06 07 + + + + + E E E E E 1. 1. 1. 1. 1.
1k 10k 100k 1M 10M -50 -25 0 25 50 75 100 125 Frequency (Hz) Ambient Temperature (°C) FIGURE 2-15:
Maximum Output Voltage
FIGURE 2-18:
Slew Rate vs. Ambient Swing vs. Frequency. Temperature. © 2008 Microchip Technology Inc. DS21811E-page 7 Document Outline 1.0 Electrical Characteristics FIGURE 1-1: Timing Diagram for the Chip Select (CS) pin on the MCP6283 and MCP6285. 1.1 Test Circuits FIGURE 1-2: AC and DC Test Circuit for Most Non-Inverting Gain Conditions. FIGURE 1-3: AC and DC Test Circuit for Most Inverting Gain Conditions. 2.0 Typical Performance Curves FIGURE 2-1: Input Offset Voltage. FIGURE 2-2: Input Bias Current at TA = +85 ˚C. FIGURE 2-3: Input Offset Voltage vs. Common Mode Input Voltage at VDD = 2.2V. FIGURE 2-4: Input Offset Voltage Drift. FIGURE 2-5: Input Bias Current at TA = +125 ˚C. FIGURE 2-6: Input Offset Voltage vs. Common Mode Input Voltage at VDD = 5.5V. FIGURE 2-7: Input Offset Voltage vs. Output Voltage. FIGURE 2-8: CMRR, PSRR vs. Frequency. FIGURE 2-9: Input Bias, Offset Currents vs. Common Mode Input Voltage at TA = +85˚C. FIGURE 2-10: Input Bias, Input Offset Currents vs. Ambient Temperature. FIGURE 2-11: CMRR, PSRR vs. Ambient Temperature. FIGURE 2-12: Input Bias, Offset Currents vs. Common Mode Input Voltage at TA = +125˚C. FIGURE 2-13: Quiescent Current vs. Power Supply Voltage. FIGURE 2-14: Open-Loop Gain, Phase vs. Frequency. FIGURE 2-15: Maximum Output Voltage Swing vs. Frequency. FIGURE 2-16: Output Voltage Headroom vs. Output Current Magnitude. FIGURE 2-17: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature. FIGURE 2-18: Slew Rate vs. Ambient Temperature. FIGURE 2-19: Input Noise Voltage Density vs. Frequency. FIGURE 2-20: Output Short Circuit Current vs. Power Supply Voltage. FIGURE 2-21: Quiescent Current vs. Chip Select (CS) Voltage at VDD = 2.2V (MCP6283 and MCP6285 only). FIGURE 2-22: Input Noise Voltage Density vs. Common Mode Input Voltage at 1 kHz. FIGURE 2-23: Channel-to-Channel Separation vs. Frequency (MCP6282 and MCP6284 only). FIGURE 2-24: Quiescent Current vs. Chip Select (CS) Voltage at VDD = 5.5V (MCP6283 and MCP6285 only). FIGURE 2-25: Large-Signal, Non-inverting Pulse Response. FIGURE 2-26: Small-Signal, Non-inverting Pulse Response. FIGURE 2-27: Chip Select (CS) to Amplifier Output Response Time at VDD = 2.2V (MCP6283 and MCP6285 only). FIGURE 2-28: Large-Signal, Inverting Pulse Response. FIGURE 2-29: Small-Signal, Inverting Pulse Response. FIGURE 2-30: Chip Select (CS) to Amplifier Output Response Time at VDD = 5.5V (MCP6283 and MCP6285 only). FIGURE 2-31: Measured Input Current vs. Input Voltage (below VSS). FIGURE 2-32: The MCP6281/1R/2/3/4/5 Show No Phase Reversal. 3.0 Pin Descriptions TABLE 3-1: Pin Function Table for Single Op Amps TABLE 3-2: Pin Function Table for Dual and Quad Op Amps 3.1 Analog Outputs 3.2 Analog Inputs 3.3 MCP6285’s VOUTA/VINB+ Pin 3.4 Chip Select Digital Input (CS) 3.5 Power Supply Pins 4.0 Application infoRmation 4.1 Rail-to-Rail Inputs FIGURE 4-1: Simplified Analog Input ESD Structures. FIGURE 4-2: Protecting the Analog Inputs. 4.2 Rail-to-Rail Output 4.3 Capacitive Loads FIGURE 4-3: Output Resistor, RISO stabilizes large capacitive loads. FIGURE 4-4: Recommended RISO Values for Capacitive Loads. 4.4 MCP628X Chip Select (CS) 4.5 Cascaded Dual Op Amps (MCP6285) FIGURE 4-5: Cascaded Gain Amplifier. 4.6 Supply Bypass 4.7 Unused Op Amps FIGURE 4-6: Unused Op Amps. 4.8 PCB Surface Leakage FIGURE 4-7: Example Guard Ring Layout for Inverting Gain. 4.9 Application Circuits FIGURE 4-8: Sallen-Key High-Pass Filter. FIGURE 4-9: Miller Integrator. FIGURE 4-10: Isolating the Load with a Buffer. FIGURE 4-11: Cascaded Gain Circuit Configuration. FIGURE 4-12: Difference Amplifier Circuit. FIGURE 4-13: Buffered Non-inverting Integrator with Chip Select. FIGURE 4-14: Integrator Circuit with Active Compensation. FIGURE 4-15: Second-Order Multiple Feedback Low-Pass Filter with an Extra Pole-Zero Pair. FIGURE 4-16: Second-Order Sallen-Key Low-Pass Filter with an Extra Pole-Zero Pair and Chip Select. FIGURE 4-17: Capacitorless Second-Order Low-Pass Filter with Chip Select. 5.0 Design AIDS 5.1 SPICE Macro Model 5.2 FilterLab® Software 5.3 Mindi™ Circuit Designer & Simulator 5.4 MAPS (Microchip Advanced Part Selector) 5.5 Analog Demonstration and Evaluation Boards 5.6 Application Notes 6.0 Packaging Information 6.1 Package Marking Information