Datasheet LTC2320-16 (Analog Devices) - 7

制造商Analog Devices
描述Octal, 16-Bit, 1.5Msps/Ch Simultaneous Sampling ADC
页数 / 页32 / 7 — ADC TIMING CHARACTERISTICS. The. denotes the specifications which apply …
文件格式/大小PDF / 1.7 Mb
文件语言英语

ADC TIMING CHARACTERISTICS. The. denotes the specifications which apply over the full operating

ADC TIMING CHARACTERISTICS The denotes the specifications which apply over the full operating

该数据表的模型线

文件文字版本

LTC2320-16
ADC TIMING CHARACTERISTICS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C (Note 4). Note 1:
Stresses beyond those listed under Absolute Maximum Ratings untrimmed deviation from ideal first and last code transitions and includes may cause permanent damage to the device. Exposure to any Absolute the effect of offset error. Maximum Rating condition for extended periods may affect device
Note 8:
All specifications in dB are referred to a full-scale ±4.096V input reliability and lifetime. with REF = 4.096V.
Note 2:
All voltage values are with respect to GND.
Note 9:
When REFOUT1,2,3,4 is overdriven, the internal reference buffer
Note 3:
When these pin voltages are taken below ground, or above VDD or must be turned off by setting REFBUFEN = 0V. OVDD, they will be clamped by internal diodes. This product can handle input
Note 10:
fSMPL = 1.5MHz, IREFOUT1,2,3,4 varies proportionally with sample rate. currents up to 100mA below ground, or above VDD or OVDD, without latch-up.
Note 11:
Guaranteed by design, not subject to test.
Note 4
: VDD = 5V, OVDD = 2.5V, REFOUT1,2,3,4 = 4.096V, fSMPL = 1.5MHz.
Note 12:
Parameter tested and guaranteed at OVDD = 1.71V and OVDD = 2.5V.
Note 5:
Recommended operating conditions.
Note 13:
tSCK of 9.1ns allows a shift clock frequency up to 105MHz for
Note 6:
Integral nonlinearity is defined as the deviation of a code from a rising edge capture. straight line passing through the actual endpoints of the transfer curve.
Note 14:
Temperature coefficient is calculated by dividing the maximum The deviation is measured from the center of the quantization band. change in output voltage by the specified temperature range.
Note 7:
Bipolar zero error is the offset voltage measured from –0.5LSB
Note 15:
CNV is driven from a low jitter digital source, typically at OV when the output code flickers between 0000 0000 0000 0000 and 1111 DD logic levels. 1111 1111 1111. Full-scale bipolar error is the worst-case of –FS or +FS 0.8 • OVDD tWIDTH 0.2 • OVDD t tDELAY 50% 50% DELAY 232016 F01 0.8 • OVDD 0.8 • OVDD 0.2 • OVDD 0.2 • OVDD
Figure 1. Voltage Levels for Timing Specifications
232016fb For more information www.linear.com/LTC2320-16 7 Document Outline Features Applications Description Typical Application Absolute Maximum Ratings Pin Configuration Order Information Electrical Characteristics Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Digital Inputs And Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagram Applications Information Package Description Related Parts .32673 Applications Typical Application Description Absolute Maximum Ratings Order Information Pin Configuration Electrical Characteristics Converter Characteristics Digital Inputs And Digital Outputs Power Requirements ADC Timing Characteristics ADC Timing Characteristics ADC Timing Characteristics Typical Performance Characteristics Pin Functions CMOS data output option (CMOS/LVDS = low) LVDS data output option (CMOS/LVDS = high or FLOAT) Functional Block Diagram Timing Diagram Applications Information OVERVIEW CONVERTER OPERATION TRANSFER FUNCTION INPUT DRIVE CIRCUITS ADC REFERENCE DYNAMIC PERFORMANCE POWER CONSIDERATIONS TIMING AND CONTROL DIGITAL INTERFACE BOARD LAYOUT Package Description Typical Application Related Parts