Datasheet AD9684 (Analog Devices) - 3
| 制造商 | Analog Devices |
| 描述 | 14-Bit, 500 MSPS LVDS, Dual Analog-to-Digital Converter |
| 页数 / 页 | 65 / 3 — AD9684. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 5/15—Revision 0: … |
| 文件格式/大小 | PDF / 1.3 Mb |
| 文件语言 | 英语 |
AD9684. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 5/15—Revision 0: Initial Version
该数据表的模型线
文件文字版本
link to page 1 link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 5 link to page 5 link to page 6 link to page 7 link to page 8 link to page 9 link to page 17 link to page 17 link to page 17 link to page 18 link to page 20 link to page 23 link to page 25 link to page 25 link to page 25 link to page 27 link to page 28 link to page 29 link to page 29 link to page 30 link to page 30 link to page 30 link to page 31 link to page 32 link to page 32 link to page 32 link to page 32 link to page 38 link to page 38 link to page 39 link to page 39 link to page 41 link to page 41 link to page 42 link to page 43 link to page 43 link to page 44 link to page 48 link to page 48 link to page 48 link to page 49 link to page 50 link to page 52 link to page 52 link to page 53 link to page 53 link to page 53 link to page 53 link to page 54 link to page 54 link to page 55 link to page 64 link to page 64 link to page 65 link to page 65
AD9684 Data Sheet TABLE OF CONTENTS
Features .. 1 DDC I/Q Output Selection ... 31 Applications ... 1 DDC General Description .. 31 Functional Block Diagram .. 1 Frequency Translation ... 37 General Description ... 1 General Description ... 37 Revision History ... 2 DDC NCO Plus Mixer Loss and SFDR ... 38 Product Highlights ... 3 Numerically Controlled Oscillator .. 38 Specifications ... 4 FIR Filters .. 40 DC Specifications ... 4 General Description ... 40 AC Specifications .. 5 Half-Band Filters .. 41 Digital Specifications ... 6 DDC Gain Stage ... 42 Switching Specifications .. 7 DDC Complex to Real Conversion Block... 42 Timing Specifications .. 8 DDC Example Configurations ... 43 Absolute Maximum Ratings .. 16 Digital Outputs ... 47 Thermal Characteristics .. 16 Digital Outputs ... 47 ESD Caution .. 16 ADC Overrange .. 47 Pin Configuration and Function Descriptions ... 17 Multichip Synchronization .. 48 Typical Performance Characteristics ... 19 SYNC± Setup and Hold Window Monitor ... 49 Equivalent Circuits ... 22 Test Modes ... 51 Theory of Operation .. 24 ADC Test Modes .. 51 ADC Architecture .. 24 Serial Port Interface (SPI) .. 52 Analog Input Considerations .. 24 Configuration Using the SPI ... 52 Voltage Reference ... 26 Hardware Interface ... 52 Clock Input Considerations .. 27 SPI Accessible Features .. 52 Power-Down/Standby Mode... 28 Memory Map .. 53 Temperature Diode .. 28 Reading the Memory Map Register Table ... 53 ADC Overrange and Fast Detect .. 29 Memory Map Register Table ... 54 ADC Overrange .. 29 Applications Information .. 63 Fast Threshold Detection (FD_A and FD_B) .. 29 Power Supply Recommendations ... 63 Signal Monitor .. 30 Outline Dimensions ... 64 Digital Downconverters (DDCs) .. 31 Ordering Guide .. 64 DDC I/Q Input Selection .. 31
REVISION HISTORY 5/15—Revision 0: Initial Version
Rev. 0 | Page 2 of 64 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY PRODUCT HIGHLIGHTS SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Analog Input Controls and SFDR Optimization Absolute Maximum Input Swing VOLTAGE REFERENCE CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Input Clock Divider Input Clock Divider ½ Period Delay Adjustment Clock Fine Delay Adjustment Clock Jitter Considerations POWER-DOWN/STANDBY MODE TEMPERATURE DIODE ADC OVERRANGE AND FAST DETECT ADC OVERRANGE FAST THRESHOLD DETECTION (FD_A AND FD_B) SIGNAL MONITOR DIGITAL DOWNCONVERTERS (DDCs) DDC I/Q INPUT SELECTION DDC I/Q OUTPUT SELECTION DDC GENERAL DESCRIPTION FREQUENCY TRANSLATION GENERAL DESCRIPTION Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO PLUS MIXER LOSS AND SFDR NUMERICALLY CONTROLLED OSCILLATOR Setting Up the NCO FTW and POW NCO Synchronization Mixer FIR FILTERS GENERAL DESCRIPTION HALF-BAND FILTERS HB4 Filter HB3 Filter HB2 Filter HB1 Filter DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION BLOCK DDC EXAMPLE CONFIGURATIONS DIGITAL OUTPUTS DIGITAL OUTPUTS Timing Data Clock Output ADC OVERRANGE MULTICHIP SYNCHRONIZATION SYNC± SETUP AND HOLD WINDOW MONITOR TEST MODES ADC TEST MODES SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Unassigned and Reserved Locations Default Values Logic Levels Channel-Specific Registers SPI Soft Reset MEMORY MAP REGISTER TABLE APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS OUTLINE DIMENSIONS ORDERING GUIDE
AD9684 Data Sheet TABLE OF CONTENTS
Features .. 1 DDC I/Q Output Selection ... 31 Applications ... 1 DDC General Description .. 31 Functional Block Diagram .. 1 Frequency Translation ... 37 General Description ... 1 General Description ... 37 Revision History ... 2 DDC NCO Plus Mixer Loss and SFDR ... 38 Product Highlights ... 3 Numerically Controlled Oscillator .. 38 Specifications ... 4 FIR Filters .. 40 DC Specifications ... 4 General Description ... 40 AC Specifications .. 5 Half-Band Filters .. 41 Digital Specifications ... 6 DDC Gain Stage ... 42 Switching Specifications .. 7 DDC Complex to Real Conversion Block... 42 Timing Specifications .. 8 DDC Example Configurations ... 43 Absolute Maximum Ratings .. 16 Digital Outputs ... 47 Thermal Characteristics .. 16 Digital Outputs ... 47 ESD Caution .. 16 ADC Overrange .. 47 Pin Configuration and Function Descriptions ... 17 Multichip Synchronization .. 48 Typical Performance Characteristics ... 19 SYNC± Setup and Hold Window Monitor ... 49 Equivalent Circuits ... 22 Test Modes ... 51 Theory of Operation .. 24 ADC Test Modes .. 51 ADC Architecture .. 24 Serial Port Interface (SPI) .. 52 Analog Input Considerations .. 24 Configuration Using the SPI ... 52 Voltage Reference ... 26 Hardware Interface ... 52 Clock Input Considerations .. 27 SPI Accessible Features .. 52 Power-Down/Standby Mode... 28 Memory Map .. 53 Temperature Diode .. 28 Reading the Memory Map Register Table ... 53 ADC Overrange and Fast Detect .. 29 Memory Map Register Table ... 54 ADC Overrange .. 29 Applications Information .. 63 Fast Threshold Detection (FD_A and FD_B) .. 29 Power Supply Recommendations ... 63 Signal Monitor .. 30 Outline Dimensions ... 64 Digital Downconverters (DDCs) .. 31 Ordering Guide .. 64 DDC I/Q Input Selection .. 31
REVISION HISTORY 5/15—Revision 0: Initial Version
Rev. 0 | Page 2 of 64 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY PRODUCT HIGHLIGHTS SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Analog Input Controls and SFDR Optimization Absolute Maximum Input Swing VOLTAGE REFERENCE CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Input Clock Divider Input Clock Divider ½ Period Delay Adjustment Clock Fine Delay Adjustment Clock Jitter Considerations POWER-DOWN/STANDBY MODE TEMPERATURE DIODE ADC OVERRANGE AND FAST DETECT ADC OVERRANGE FAST THRESHOLD DETECTION (FD_A AND FD_B) SIGNAL MONITOR DIGITAL DOWNCONVERTERS (DDCs) DDC I/Q INPUT SELECTION DDC I/Q OUTPUT SELECTION DDC GENERAL DESCRIPTION FREQUENCY TRANSLATION GENERAL DESCRIPTION Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO PLUS MIXER LOSS AND SFDR NUMERICALLY CONTROLLED OSCILLATOR Setting Up the NCO FTW and POW NCO Synchronization Mixer FIR FILTERS GENERAL DESCRIPTION HALF-BAND FILTERS HB4 Filter HB3 Filter HB2 Filter HB1 Filter DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION BLOCK DDC EXAMPLE CONFIGURATIONS DIGITAL OUTPUTS DIGITAL OUTPUTS Timing Data Clock Output ADC OVERRANGE MULTICHIP SYNCHRONIZATION SYNC± SETUP AND HOLD WINDOW MONITOR TEST MODES ADC TEST MODES SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Unassigned and Reserved Locations Default Values Logic Levels Channel-Specific Registers SPI Soft Reset MEMORY MAP REGISTER TABLE APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS OUTLINE DIMENSIONS ORDERING GUIDE