Datasheet AD7656A-1 (Analog Devices) - 9

制造商Analog Devices
描述250 kSPS, 6-Channel, Simultaneous Sampling, Bipolar, 16-Bit ADC
页数 / 页29 / 9 — AD7656A-1. Data Sheet. Pin No. Mnemonic. Description1
文件格式/大小PDF / 673 Kb
文件语言英语

AD7656A-1. Data Sheet. Pin No. Mnemonic. Description1

AD7656A-1 Data Sheet Pin No Mnemonic Description1

该数据表的模型线

文件文字版本

link to page 10
AD7656A-1 Data Sheet Pin No. Mnemonic Description1
10 DB7/HBEN/DCEN Data Bit 7/High Byte Enable/Daisy-Chain Enable. When the paral el interface is selected and the device is used in word mode (SER/PAR/SEL = 0 and W/B = 0), Pin 10 functions as Data Bit 7. When the parallel interface is selected and the device is used in byte mode (SER/PAR/SEL = 0 and W/B = 1), Pin 10 functions as HBEN. If the HBEN is logic high, the data is output MSB byte first on DB15 to DB8. If HBEN is logic low, the data is output LSB byte first on DB15 to DB8. When the serial interface is selected (SER/PAR/SEL = 1), Pin 10 functions as DCEN. If the DCEN is logic high, the AD7656A-1 operates in daisy-chain mode with DB5 to DB3 functioning as DCIN A to DCIN C. When the serial interface is selected but the device is not used in daisy-chain mode, tie DCEN to DGND. 11 DB6/SCLK Data Bit 6/Serial Clock. When SER/PAR/SEL = 0, this pin acts as a three-state parallel digital output pin. When SER/PAR/SEL = 1, this pin functions as the SCLK input and is the read serial clock for the serial transfer. 12 DB5/DCIN A Data Bit 5/Daisy-Chain Input A. When SER/PAR/SEL is low, this pin acts as a three-state parallel digital output pin. When SER/PAR/SEL = 1 and DCEN = 1, this pin acts as Daisy-Chain Input A. When the serial interface is selected, but the device is not used in daisy-chain mode, tie this pin to DGND. 13 DB4/DCIN B Data Bit 4/Daisy-Chain Input B. When SER/PAR/SEL = 0, this pin acts as a three-state parallel digital output pin. When SER/PAR/SEL = 1 and DCEN = 1, this pin acts as Daisy-Chain Input B. When the serial interface is selected, but the device is not used in daisy-chain mode, tie this pin to DGND. 14 DB3/DCIN C Data Bit 3/Daisy-Chain Input C. When SER/PAR/SEL = 0, this pin acts as a three-state parallel digital output pin. When SER/PAR/SEL = 1 and DCEN = 1, this pin acts as Daisy-Chain Input C. When the serial interface is selected, but the device is not used in daisy-chain mode, tie this pin to DGND. 15 DB2/SEL C Data Bit 2/Select DOUT C. When SER/PAR/SEL = 0, this pin acts as a three-state parallel digital output pin. When SER/PAR/SEL = 1, this pin functions as SEL C and is used to configure the serial interface. If this pin is 1, the serial interface operates with three DOUT x output pins and enables DOUT C as a serial output. If this pin is 0, the DOUT C is not enabled to operate as a serial data output pin. Leave unused serial DOUT x pins unconnected. 16 DB1/SEL B Data Bit 1/Select DOUT B. When SER/PAR/SEL = 0, this pin acts as a three-state parallel digital output pin. When SER/PAR/SEL = 1, this pin functions as SEL B and is used to configure the serial interface. If this pin is 1, the serial interface operates with two or three DOUT x output pins and enables DOUT B as a serial output. If this pin is 0, DOUT B is not enabled to operate as a serial data output pin and only one DOUT output pin, DOUT A, is used. Leave unused serial DOUT x pins unconnected. 17 DB0/SEL A Data Bit 0/Select DOUT A. When SER/PAR/SEL = 0, this pin acts as a three-state parallel digital output pin. When SER/PAR/SEL = 1, this pin functions as SEL A and is used to configure the serial interface. If this pin is 1, the serial interface operates with one, two, or three DOUT x output pins and enables DOUT A as a serial output. When the serial interface is selected, always set this pin to 1. 18 BUSY Busy Output. This pin transitions to high when a conversion is started and remains high until the conversion is complete and the conversion data is latched into the output data registers. A new conversion cannot be initiated on the AD7656A-1 when the BUSY signal is high because any applied CONVST edges are ignored. 19 CS Chip Select. This active low logic input frames the data transfer. If both CS and RD are logic low and the parallel interface is selected, the output bus is enabled, and the conversion result is output on the paral el data bus lines. If both CS and WR are logic low and the paral el interface is selected, DB15 to DB8 are used to write data to the on-chip control register. When the serial interface is selected, the CS is used to frame the serial read transfer and clock out the MSB of the serial output data. 20 RD Read Data. If both CS and RD are logic low and the parallel interface is selected, the output bus is enabled. When the serial interface is selected, hold the RD line low. 21, 22, 23 CONVST C, Conversion Start Input A, Conversion Start Input B, and Conversion Start Input C. These logic inputs CONVST B, CONVST A are used to initiate conversions on the ADC pairs. CONVST A is used to initiate simultaneous conversions on V1 and V2. CONVST B is used to initiate simultaneous conversions on V3 and V4. CONVST C is used to initiate simultaneous conversions on V5 and V6. When one of these pins switches from low to high, the track-and-hold switch on the selected ADC pair switches from track to hold mode, and the conversion is initiated. These inputs can also be used to place the ADC pairs into partial power- down mode. 24 STBY Standby Mode Input. This pin is used to put all six on-chip ADCs into standby mode. The STBY pin is high for normal operation and low for standby operation. 26 DVCC Digital Power, 4.75 V to 5.25 V. The DVCC and AVCC voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis. Decouple this supply to DGND by placing a 1 µF decoupling capacitor on the DVCC pin. Rev. 0 | Page 8 of 28 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS POWER SUPPLY SEQUENCING THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION CONVERTER DETAILS Track-and-Hold Amplifiers Analog Input ADC TRANSFER FUNCTION INTERNAL/EXTERNAL REFERENCE TYPICAL CONNECTION DIAGRAM DRIVING THE ANALOG INPUTS INTERFACE OPTIONS Parallel Interface (SER/PAR/SEL = 0) SOFTWARE SELECTION OF ADCS Changing the Analog Input Range (H/S SEL = 0) Changing the Analog Input Range (H/S SEL = 1) Serial Interface (SER/PAR/SEL = 1) SERIAL READ OPERATION DAISY-CHAIN MODE (DCEN = 1, SER/PAR/SEL = 1) Standby/Partial Power-Down Modes of Operation(SER/PAR/SEL = 0 or SER/PAR/SEL = 1) APPLICATION HINTS LAYOUT OUTLINE DIMENSIONS ORDERING GUIDE