Datasheet AD9637 (Analog Devices) - 5

制造商Analog Devices
描述Octal, 12-Bit, 40/80 MSPS Serial LVDS 1.8 V A/D Converter
页数 / 页41 / 5 — AD9637. Data Sheet. AC SPECIFICATIONS. Table 2. AD9637-40. AD9637-80. …
修订版A
文件格式/大小PDF / 1.0 Mb
文件语言英语

AD9637. Data Sheet. AC SPECIFICATIONS. Table 2. AD9637-40. AD9637-80. Parameter1. Temp. Min. Typ. Max. Unit

AD9637 Data Sheet AC SPECIFICATIONS Table 2 AD9637-40 AD9637-80 Parameter1 Temp Min Typ Max Unit

该数据表的模型线

文件文字版本

link to page 6
AD9637 Data Sheet AC SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted. CLK divider = 8 used for typical characteristics at input frequency ≥ 19.7 MHz.
Table 2. AD9637-40 AD9637-80 Parameter1 Temp Min Typ Max Min Typ Max Unit
SIGNAL-TO-NOISE RATIO (SNR) fIN = 9.7 MHz 25°C 72.0 71.5 dBFS fIN = 19.7 MHz Full 70.0 72.0 71.0 71.5 dBFS fIN = 30.5 MHz 25°C 71.9 71.5 dBFS fIN = 63.5 MHz 25°C 71.4 dBFS fIN = 69.5 MHz 25°C 71.5 dBFS fIN = 123.5 MHz 25°C 70.5 dBFS SIGNAL-TO-NOISE AND DISTORTION RATIO (SINAD) fIN = 9.7 MHz 25°C 71.9 71.5 dBFS fIN = 19.7 MHz Full 69.0 71.9 70.0 71.5 dBFS fIN = 30.5 MHz 25°C 71.9 71.5 dBFS fIN = 63.5 MHz 25°C 71.3 dBFS fIN = 69.5 MHz 25°C 71.4 dBFS fIN = 123.5 MHz 25°C 70.4 dBFS EFFECTIVE NUMBER OF BITS (ENOB) fIN = 9.7 MHz 25°C 11.7 11.6 Bits fIN = 19.7 MHz Full 11.2 11.7 11.3 11.6 Bits fIN = 30.5 MHz 25°C 11.7 11.6 Bits fIN = 63.5 MHz 25°C 11.6 Bits fIN = 69.5 MHz 25°C 11.6 Bits fIN = 123.5 MHz 25°C 11.4 Bits SPURIOUS-FREE DYNAMIC RANGE (SFDR) fIN = 9.7 MHz 25°C 96 93 dBc fIN = 19.7 MHz Full 78 96 78 92 dBc fIN = 30.5 MHz 25°C 96 92 dBc fIN = 63.5 MHz 25°C 92 dBc fIN = 69.5 MHz 25°C 89 dBc fIN = 123.5 MHz 25°C 88 dBc WORST HARMONIC (SECOND OR THIRD) fIN = 9.7 MHz 25°C −99 −93 dBc fIN = 19.7 MHz Full −96 −78 −92 −78 dBc fIN = 30.5 MHz 25°C −98 −92 dBc fIN = 63.5 MHz 25°C −92 dBc fIN = 69.5 MHz 25°C −89 dBc fIN = 123.5 MHz 25°C −88 dBc WORST OTHER (EXCLUDING SECOND OR THIRD) fIN = 9.7 MHz 25°C −96 −97 dBc fIN = 19.7 MHz Full −98 −86 −97 −86 dBc fIN = 30.5 MHz 25°C −96 −97 dBc fIN = 63.5 MHz 25°C −96 dBc fIN = 69.5 MHz 25°C −97 dBc fIN = 123.5 MHz 25°C −92 dBc TWO-TONE INTERMODULATION DISTORTION (IMD)— AIN1 AND AIN2 = −7.0 dBFS fIN1 = 8 MHz, fIN2 = 10 MHz 25°C 93 dBc fIN1 = 30 MHz, fIN2 = 32 MHz 25°C 85 dBc Rev. A | Page 4 of 40 Document Outline Features Applications General Description Functional Block Diagram Product Highlights Revision History Specifications DC Specifications AC Specifications Digital Specifications Switching Specifications Timing Specifications Timing Diagrams Absolute Maximum Ratings Thermal Characteristics ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics AD9637-80 AD9637-40 Equivalent Circuits Theory of Operation Analog Input Considerations Input Common Mode Differential Input Configurations Voltage Reference Internal Reference Connection External Reference Operation Clock Input Considerations Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations Power Dissipation and Power-Down Mode Digital Outputs and Timing SDIO/DFS Pin SCLK/DTP Pin CSB Pin RBIAS Pin Built-In Output Test Modes Output Test Modes Serial Port Interface (SPI) Configuration Using the SPI Hardware Interface Configuration Without the SPI SPI Accessible Features Memory Map Reading the Memory Map Register Table Open Locations Default Values Logic Levels Channel-Specific Registers Memory Map Register Table Memory Map Register Descriptions Device Index (Register 0x04 and Register 0x05) Transfer (Register 0xFF) Power Modes (Register 0x08) Bits[7:6]—Open Bits[1:0]—Internal Power-Down Mode Enhancement Control (Register 0x0C) Bits[7:3]—Open Bit 2—Chop Mode Bits[1:0]—Open Output Mode (Register 0x14) Bit 7—Open Bit 6—LVDS-ANSI/LVDS-IEEE Option Bits[5:3]—Open Bit 2—Output Invert Bit 1—Open Bit 0—Output Format Output Adjust (Register 0x15) Bits[7:6]—Open Bits[5:4]—Output Driver Termination Bits[3:1]—Open Bit 0—Output Drive Output Phase (Register 0x16) Bit 7—Open Bits[6:4]—Input Clock Phase Adjust Bits[3:0]—Output Clock Phase Adjust Resolution/Sample Rate Override (Register 0x100) User I/O Control 2 (Register 0x101) Bits[7:1]—Open Bit 0—SDIO Pull-Down User I/O Control 3 (Register 0x102) Bits[7:4]—Open Bit 3—VCM Power-Down Bits[2:0]—Open Applications Information Design Guidelines Power and Ground Recommendations Clock Stability Considerations Exposed Pad Thermal Heat Slug Recommendations VCM Reference Decoupling SPI Port Outline Dimensions Ordering Guide