Datasheet AD7194 (Analog Devices) - 3

制造商Analog Devices
描述8-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
页数 / 页55 / 3 — AD7194. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 6/2017—Rev. A to …
修订版B
文件格式/大小PDF / 1.1 Mb
文件语言英语

AD7194. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 6/2017—Rev. A to Rev. B. 3/2013—Rev. 0 to Rev. A

AD7194 Data Sheet TABLE OF CONTENTS REVISION HISTORY 6/2017—Rev A to Rev B 3/2013—Rev 0 to Rev A

该数据表的模型线

文件文字版本

link to page 1 link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 8 link to page 10 link to page 10 link to page 10 link to page 11 link to page 13 link to page 16 link to page 16 link to page 17 link to page 18 link to page 19 link to page 20 link to page 20 link to page 22 link to page 25 link to page 28 link to page 28 link to page 28 link to page 28 link to page 29 link to page 30 link to page 30 link to page 31 link to page 31 link to page 31 link to page 32 link to page 32 link to page 32 link to page 32 link to page 33 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 38 link to page 38 link to page 40 link to page 40 link to page 42 link to page 44 link to page 46 link to page 47 link to page 49 link to page 51 link to page 52 link to page 53 link to page 54 link to page 54 link to page 55 link to page 55
AD7194 Data Sheet TABLE OF CONTENTS
Features .. 1 Programmable Gain Array (PGA) ... 30 Applications ... 1 Reference ... 30 General Description ... 1 Reference Detect ... 31 Functional Block Diagram .. 1 Bipolar/Unipolar Configuration .. 31 Revision History ... 2 Data Output Coding .. 31 Specifications ... 3 Burnout Currents ... 31 Timing Characteristics .. 7 Digital Interface .. 32 Absolute Maximum Ratings .. 9 Reset ... 36 Thermal Resistance .. 9 System Synchronization .. 36 ESD Caution .. 9 Enable Parity ... 36 Pin Configuration and Function Descriptions ... 10 Clock .. 36 Typical Performance Characteristics ... 12 Temperature Sensor ... 36 RMS Noise and Resolution.. 15 Logic Outputs ... 37 Sinc4 Chop Disabled ... 15 Calibration... 37 Sinc3 Chop Disabled ... 16 Digital Filter .. 39 Fast Settling ... 17 Sinc4 Filter (Chop Disabled) ... 39 On-Chip Registers .. 18 Sinc3 Filter (Chop Disabled) ... 41 Communications Register ... 19 Chop Enabled (Sinc4 Filter) .. 43 Status Register ... 20 Chop Enabled (Sinc3 Filter) .. 45 Mode Register ... 21 Fast Settling Mode (Sinc4 Filter) ... 46 Configuration Register .. 24 Fast Settling Mode (Sinc3 Filter) ... 48 Data Register ... 27 Fast Settling Mode (Chop Enabled) ... 50 ID Register ... 27 Summary of Filter Options ... 51 GPOCON Register ... 27 Grounding and Layout .. 52 Offset Register ... 28 Applications Information .. 53 Ful -Scale Register .. 28 Flowmeter .. 53 ADC Circuit Information .. 29 Outline Dimensions ... 54 Overview .. 29 Ordering Guide .. 54 Analog Input Channel ... 30
REVISION HISTORY 6/2017—Rev. A to Rev. B 3/2013—Rev. 0 to Rev. A
Changed CP-32-11 to CP-32-12 .. Throughout Changes to Pin 26, Table 5 .. 11 Changes to Table 5 .. 11 Changes to Table 21 ... 25 Updated Outline Dimensions ... 54 Changes to Analog Inputs Section ... 29 Changes to Ordering Guide .. 54 Changes to Data Output Coding Section .. 31
10/2009—Revision 0: Initial Version
Rev. B | Page 2 of 54 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING CHARACTERISTICS Circuit and Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS RMS NOISE AND RESOLUTION SINC4 CHOP DISABLED SINC3 CHOP DISABLED FAST SETTLING ON-CHIP REGISTERS COMMUNICATIONS REGISTER RS2, RS1, RS0 = 000 STATUS REGISTER RS2, RS1, RS0 = 000; Power-On/Reset = 0x80 MODE REGISTER RS2, RS1, RS0 = 001; Power-On/Reset = 0x080060 CONFIGURATION REGISTER RS2, RS1, RS0 = 010; Power-On/Reset = 0x000117 Channel Selection (Pseudo Bit = 0) DATA REGISTER RS2, RS1, RS0 = 011; Power-On/Reset = 0x000000 ID REGISTER RS2, RS1, RS0 = 100; Power-On/Reset = 0xX3 GPOCON REGISTER RS2, RS1, RS0 = 101; Power-On/Reset = 0x00 OFFSET REGISTER RS2, RS1, RS0 = 110; Power-On/Reset = 0x800000) FULL-SCALE REGISTER RS2, RS1, RS0 = 111; Power-On/Reset = 0x5XXXX0 ADC CIRCUIT INFORMATION OVERVIEW Analog Inputs Multiplexer PGA Reference Detect Burnout Currents Σ-Δ ADC and Filter Serial Interface Clock Temperature Sensor Digital Outputs Calibration ANALOG INPUT CHANNEL PROGRAMMABLE GAIN ARRAY (PGA) REFERENCE REFERENCE DETECT BIPOLAR/UNIPOLAR CONFIGURATION DATA OUTPUT CODING BURNOUT CURRENTS DIGITAL INTERFACE Single Conversion Mode Continuous Conversion Mode Continuous Read RESET SYSTEM SYNCHRONIZATION ENABLE PARITY CLOCK TEMPERATURE SENSOR LOGIC OUTPUTS CALIBRATION DIGITAL FILTER SINC4 FILTER (CHOP DISABLED) Sinc4 Output Data Rate/Settling Time Sinc4 Zero Latency Sinc4 50 Hz/60 Hz Rejection SINC3 FILTER (CHOP DISABLED) Sinc3 Output Data Rate and Settling Time Sinc3 Zero Latency Sinc3 50 Hz/60 Hz Rejection CHOP ENABLED (SINC4 FILTER) Output Data Rate and Settling Time (Sinc4 Chop Enabled) 50 Hz/60 Hz Rejection (Sinc4 Chop Enabled) CHOP ENABLED (SINC3 FILTER) Output Data Rate and Settling Time (Sinc3 Chop Enabled) 50 Hz/60 Hz Rejection (Sinc3 Chop Enabled) FAST SETTLING MODE (SINC4 FILTER) Output Data Rate and Settling Time, Sinc4 Filter 50 Hz/60 Hz Rejection, Sinc4 Filter FAST SETTLING MODE (SINC3 FILTER) Output Data Rate and Settling Time, Sinc3 Filter 50 Hz/60 Hz Rejection, Sinc3 Filter FAST SETTLING MODE (CHOP ENABLED) SUMMARY OF FILTER OPTIONS GROUNDING AND LAYOUT APPLICATIONS INFORMATION FLOWMETER OUTLINE DIMENSIONS ORDERING GUIDE