Datasheet AD5379 (Analog Devices) - 3
| 制造商 | Analog Devices |
| 描述 | 40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC |
| 页数 / 页 | 29 / 3 — AD5379. TABLE OF CONTENTS. REVISION HISTORY. 7/09—Rev. A t o Rev. B. … |
| 修订版 | B |
| 文件格式/大小 | PDF / 460 Kb |
| 文件语言 | 英语 |
AD5379. TABLE OF CONTENTS. REVISION HISTORY. 7/09—Rev. A t o Rev. B. 1/05—Rev. 0 to Rev. A. 4/04—Revision 0: Initial Version
该数据表的模型线
文件文字版本
link to page 1 link to page 1 link to page 4 link to page 5 link to page 6 link to page 7 link to page 7 link to page 10 link to page 12 link to page 12 link to page 13 link to page 16 link to page 17 link to page 19 link to page 19 link to page 19 link to page 19 link to page 20 link to page 20 link to page 20 link to page 20 link to page 21 link to page 21 link to page 21 link to page 22 link to page 22 link to page 22 link to page 23 link to page 23 link to page 23 link to page 25 link to page 26 link to page 27 link to page 27 link to page 28 link to page 29 link to page 29
AD5379 TABLE OF CONTENTS
Features .. 1 Calibration ... 20 Applications ... 1 Clear Function .. 20 General Description ... 3 BUSY and LDAC Functions.. 20 Specifications ... 4 FIFO vs. Non-FIFO Operation ... 21 AC Characteristics .. 5 BUSY Input Function .. 21 Timing Characteristics ... 6 Power-On Reset Function ... 21 Serial Interface .. 6 RESET Input Function .. 21 Parallel Interface ... 9 Increment/Decrement Function .. 21 Absolute Maximum Ratings .. 11 Interfaces.. 22 ESD Caution .. 11 Parallel Interface ... 22 Pin Configuration and Function Descriptions ... 12 Serial Interface .. 22 Terminology .. 15 Data Decoding .. 24 Typical Performance Characteristics ... 16 Address Decoding .. 25 Functional Description .. 18 Power Supply Decoupling ... 26 DAC Architecture—General ... 18 Power-On .. 26 Channel Groups .. 18 Typical Application Circuit ... 27 Transfer Function ... 18 Outline Dimensions ... 28 VBIAS Function ... 19 Ordering Guide .. 28 Reference Selection .. 19
REVISION HISTORY 7/09—Rev. A t o Rev. B
Changes to Table 14 .. 24
1/05—Rev. 0 to Rev. A
Changes to Table 1 .. 3 Change to Transfer Function Equation ... 18
4/04—Revision 0: Initial Version
Rev. B | Page 2 of 28 Document Outline FEATURES APPLICATIONS TABLE OF CONTENTS GENERAL DESCRIPTION SPECIFICATIONS AC CHARACTERISTICS TIMING CHARACTERISTICS SERIAL INTERFACE PARALLEL INTERFACE ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS FUNCTIONAL DESCRIPTION DAC ARCHITECTURE—GENERAL CHANNEL GROUPS TRANSFER FUNCTION VBIAS FUNCTION REFERENCE SELECTION Reference Selection Example CALIBRATION Calibration Example CLEAR FUNCTION Hardware Clear Software Clear /BUSY AND /LDAC FUNCTIONS FIFO VS. NON-FIFO OPERATION /BUSY INPUT FUNCTION POWER-ON RESET FUNCTION /RESET INPUT FUNCTION INCREMENT/DECREMENT FUNCTION INTERFACES PARALLEL INTERFACE / CS Pin /WR Pin REG1, REG0 Pins DB13 to DB0 Pins A7 to A0 Pins SERIAL INTERFACE /SYNC , DIN, SCLK DCEN SDO Standalone Mode Daisy-Chain Mode DATA DECODING ADDRESS DECODING POWER SUPPLY DECOUPLING POWER-ON TYPICAL APPLICATION CIRCUIT OUTLINE DIMENSIONS ORDERING GUIDE
AD5379 TABLE OF CONTENTS
Features .. 1 Calibration ... 20 Applications ... 1 Clear Function .. 20 General Description ... 3 BUSY and LDAC Functions.. 20 Specifications ... 4 FIFO vs. Non-FIFO Operation ... 21 AC Characteristics .. 5 BUSY Input Function .. 21 Timing Characteristics ... 6 Power-On Reset Function ... 21 Serial Interface .. 6 RESET Input Function .. 21 Parallel Interface ... 9 Increment/Decrement Function .. 21 Absolute Maximum Ratings .. 11 Interfaces.. 22 ESD Caution .. 11 Parallel Interface ... 22 Pin Configuration and Function Descriptions ... 12 Serial Interface .. 22 Terminology .. 15 Data Decoding .. 24 Typical Performance Characteristics ... 16 Address Decoding .. 25 Functional Description .. 18 Power Supply Decoupling ... 26 DAC Architecture—General ... 18 Power-On .. 26 Channel Groups .. 18 Typical Application Circuit ... 27 Transfer Function ... 18 Outline Dimensions ... 28 VBIAS Function ... 19 Ordering Guide .. 28 Reference Selection .. 19
REVISION HISTORY 7/09—Rev. A t o Rev. B
Changes to Table 14 .. 24
1/05—Rev. 0 to Rev. A
Changes to Table 1 .. 3 Change to Transfer Function Equation ... 18
4/04—Revision 0: Initial Version
Rev. B | Page 2 of 28 Document Outline FEATURES APPLICATIONS TABLE OF CONTENTS GENERAL DESCRIPTION SPECIFICATIONS AC CHARACTERISTICS TIMING CHARACTERISTICS SERIAL INTERFACE PARALLEL INTERFACE ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS FUNCTIONAL DESCRIPTION DAC ARCHITECTURE—GENERAL CHANNEL GROUPS TRANSFER FUNCTION VBIAS FUNCTION REFERENCE SELECTION Reference Selection Example CALIBRATION Calibration Example CLEAR FUNCTION Hardware Clear Software Clear /BUSY AND /LDAC FUNCTIONS FIFO VS. NON-FIFO OPERATION /BUSY INPUT FUNCTION POWER-ON RESET FUNCTION /RESET INPUT FUNCTION INCREMENT/DECREMENT FUNCTION INTERFACES PARALLEL INTERFACE / CS Pin /WR Pin REG1, REG0 Pins DB13 to DB0 Pins A7 to A0 Pins SERIAL INTERFACE /SYNC , DIN, SCLK DCEN SDO Standalone Mode Daisy-Chain Mode DATA DECODING ADDRESS DECODING POWER SUPPLY DECOUPLING POWER-ON TYPICAL APPLICATION CIRCUIT OUTLINE DIMENSIONS ORDERING GUIDE