Datasheet LTC2512-24 (Analog Devices)

制造商Analog Devices
描述24-Bit Over-Sampling ADC with Configurable Flat Passband Digital Filter
页数 / 页38 / 1 — ±1ppm INL (Typ). 117dB Dynamic Range (Typ) at 50ksps. 108dB Dynamic Range …
文件格式/大小PDF / 709 Kb
文件语言英语

±1ppm INL (Typ). 117dB Dynamic Range (Typ) at 50ksps. 108dB Dynamic Range (Typ) at 400ksps

Datasheet LTC2512-24 Analog Devices

该数据表的模型线

文件文字版本

LTC2512-24 24-Bit Over-Sampling ADC with Configurable Flat Passband Digital Filter FEATURES DESCRIPTION n
±1ppm INL (Typ)
The LTC®2512-24 is a low noise, low power, high-perfor- n
117dB Dynamic Range (Typ) at 50ksps
mance 24-bit ADC with an integrated configurable digital n
108dB Dynamic Range (Typ) at 400ksps
filter. Operating from a single 2.5V supply, the LTC2512- n
Guaranteed 24-Bits No Missing Codes
24 features a fully differential input range up to ±VREF, n
Configurable Digital Filter with Synchronization
with VREF ranging from 2.5V to 5.1V. The LTC2512-24 n
Relaxed Anti-Aliasing Filter Requirements
supports a wide common mode range from 0V to VREF n
Dual Output 24-Bit SAR ADC
simplifying analog signal conditioning requirements. n
24-Bit Digitally Filtered Low Noise Output
The LTC2512-24 simultaneously provides two output n
14-Bit Differential + 8-Bit Common Mode
codes: (1) a 24-bit digitally filtered high precision low
No Latency Output
noise code, and (2) a 22-bit no latency composite code. n
Wide Input Common-Mode Range
The configurable digital filter reduces measurement noise n Guaranteed Operation to 85°C by lowpass filtering and down-sampling the stream of n 1.8V to 5V SPI-Compatible Serial I/O data from the SAR ADC core, giving the 24-bit filtered n Low Power: 30mW at 1.6Msps output code. The 22-bit composite code consists of a n 24-Lead 7mm × 4mm DFN Package 14-bit code representing the differential voltage and an 8-bit code representing the common mode voltage. The APPLICATIONS 22-bit composite code is available each conversion cycle, n Seismology with no cycle of latency. n Energy Exploration The digital filter can be easily configured for 4 different n Automated Test Equipment (ATE) down-sampling factors by pin strapping. The configura- n High-Accuracy Instrumentation tions provide a dynamic range of 108dB at 400ksps and All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. Patents, including 7705765, 7961132, 8319673, 8576104, 8810443, 9054727, 117dB at 50ksps. The digital lowpass filter relaxes the 9231611, 9331709 and Patents pending. requirements for analog anti-aliasing. Multiple LTC2512- 24 devices can be easily synchronized using the SYNC pin. TYPICAL APPLICATION
Integral Nonlinearity
2.5V 1.8V TO 5V
vs Input Voltage
10µF 0.1µF 3 IN+, IN– 2 ARBITRARY DIFFERENTIAL VDD LTC2512-24 OVDD MCLK SAMPLE VREF VREF BUSY CLOCK IN+ PIN SELECTABLE DRL 1 LOW-PASS 24-BIT SDOA 0V 0V FLAT PASSBAND BIPOLAR UNIPOLAR SAR ADC 24-BIT SCKA 0 V DIGITAL FILTER REF VREF CORE RDLA IN– RDLB INL ERROR (ppm) –1 14-BIT SDOB 0V 0V REF GND SCKB DIFFERENTIAL INPUTS IN+/IN– WITH –2 251224 TA01 WIDE INPUT COMMON MODE RANGE 2.5V TO 5.1V 47µF (X7R, 1210 SIZE) –3–5 –2.5 0 2.5 5 INPUT VOTLAGE (V) 251224f TA01a 251224fa For more information www.linear.com/LTC2512-24 1