Datasheet ADP2114 (Analog Devices) - 7

制造商Analog Devices
描述Configurable, Dual 2 A/Single 4 A, Synchronous Step-Down DC-to-DC Regulator
页数 / 页37 / 7 — Data Sheet. ADP2114. Pin No. Mnemonic. Description
修订版C
文件格式/大小PDF / 2.8 Mb
文件语言英语

Data Sheet. ADP2114. Pin No. Mnemonic. Description

Data Sheet ADP2114 Pin No Mnemonic Description

该数据表的模型线

文件文字版本

link to page 24
Data Sheet ADP2114 Pin No. Mnemonic Description
14 VIN4 Power Supply Input. The source of the high-side internal power MOSFET of Channel 2. 15 VIN5 Power Supply Input. The source of the high-side internal power MOSFET of Channel 2. 16 VIN6 Power Supply Input. The source of the high-side internal power MOSFET of Channel 2. 17 SW4 Switch Node Output. The drain of the P-channel power switch and N-channel synchronous rectifier of Channel 2. Tie SW3 to SW4 and then connect the output LC filter between SW and the output voltage. 18 SW3 Switch Node Output. The drain of the P-channel power switch and N-channel synchronous rectifier of Channel 2. Tie SW3 to SW4 and then connect the output LC filter between SW and the output voltage. 19 PGND4 Power Ground. Source of the low-side internal power MOSFET of Channel 2. 20 PGND3 Power Ground. Source of the low-side internal power MOSFET of Channel 2. 21 PGND2 Power Ground. Source of the low-side internal power MOSFET of Channel 1. 22 PGND1 Power Ground. Source of the low-side internal power MOSFET of Channel 1. 23 SW2 Switch Node Output. The drain of the P-channel power switch and N-channel synchronous rectifier of Channel 1. Tie SW1 to SW2 and connect the output LC filter between SW and the output voltage. 24 SW1 Switch Node Output. The drain of the P-channel power switch and N-channel synchronous rectifier of Channel 1. Tie SW1 to SW2 and connect the output LC filter between SW and the output voltage. 25 VIN3 Power Supply Input. The source of the high-side internal power MOSFET of Channel 1. 26 VIN2 Power Supply Input. The source of the high-side internal power MOSFET of Channel 1. 27 VIN1 Power Supply Input. The source of the high-side internal power MOSFET of Channel 1. 28 EN1 Enable Input for Channel 1. Drive EN1 high to turn on the Channel 1 converter and drive EN1 low to turn off Channel 1. Tie EN1 to VDD for startup with VDD. With multiphase configurations, connect EN1 to EN2. 29 PGOOD1 Open-Drain Power Good Output for Channel 1. Place a 100 kΩ pull-up resistor to VDD or any other voltage ≤ 5.5 V; PGOOD1 pulls low when Channel 1 is out of regulation. 30 SS1 Soft Start Input for Channel 1. Place a capacitor from SS1 to GND to set the soft start period. A 10 nF capacitor sets a 1 ms soft start period. For multiphase configuration, connect SS1 to SS2. 31 V1SET Output Voltage Set Pin for Channel 1. Connect this pin through a resistor to GND or tie to VDD to select a fixed output voltage option (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V) or an adjustable output voltage for VOUT1. See Table 4 for output voltage selection. 32 FB1 Feedback Voltage Input for Channel 1. For the fixed output voltage option, connect FB1 to VOUT1. For the adjusted output voltage option, connect this pin to a resistor divider between VOUT1 and GND. With multiphase configurations, connect FB1 to FB2 and then connect them to VOUT. EPAD (EP) Exposed Thermal Pad. Connect to the signal/analog ground plane. Rev. C | Page 7 of 37 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TYPICAL APPLICATION CIRCUIT TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS SUPPLY CURRENT LOAD TRANSIENT RESPONSE BODE PLOTS SIMPLIFIED BLOCK DIAGRAM THEORY OF OPERATION ADIsimPower DESIGN TOOL CONTROL ARCHITECTURE UNDERVOLTAGE LOCKOUT (UVLO) ENABLE/DISABLE CONTROL SOFT START POWER GOOD PULSE SKIP MODE HICCUP MODE CURRENT LIMIT THERMAL OVERLOAD PROTECTION MAXIMUM DUTY CYCLE OPERATION SYNCHRONIZATION CONVERTER CONFIGURATION SELECTING THE OUTPUT VOLTAGE SETTING THE OSCILLATOR FREQUENCY SYNCHRONIZATION AND CLKOUT OPERATION MODE CONFIGURATION EXTERNAL COMPONENTS SELECTION INPUT CAPACITOR SELECTION VDD RC FILTER INDUCTOR SELECTION OUTPUT CAPACITOR SELECTION CONTROL LOOP COMPENSATION DESIGN EXAMPLE CHANNEL 1 CONFIGURATION AND COMPONENTS SELECTION CHANNEL 2 CONFIGURATION AND COMPONENTS SELECTION SYSTEM CONFIGURATION APPLICATION CIRCUITS POWER DISSIPATION, THERMAL CONSIDERATIONS CIRCUIT BOARD LAYOUT RECOMMENDATIONS OUTLINE DIMENSIONS ORDERING GUIDE