Datasheet ADP5054 (Analog Devices) - 8

link to page 9
ADP5054 Data Sheet ABSOLUTE MAXIMUM RATINGS Table 4.
Stresses at or above those listed under Absolute Maximum
Parameter1 Rating
Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these PVIN1 to PGND −0.3 V to +18 V or any other conditions above those indicated in the operational PVIN2 to PGND −0.3 V to +18 V section of this specification is not implied. Operation beyond PVIN3 to PGND3 −0.3 V to +18 V the maximum operating conditions for extended periods may PVIN4 to PGND4 −0.3 V to +18 V affect product reliability. SW1 to PGND −0.3 V to +18 V SW2 to PGND −0.3 V to +18 V
THERMAL RESISTANCE
SW3 to PGND3 −0.3 V to +18 V θJA is specified for the worst-case conditions, that is, a device SW4 to PGND4 −0.3 V to +18 V soldered in a circuit board for surface-mount packages. PGND to Ground −0.3 V to +0.3 V PGND3 to Ground −0.3 V to +0.3 V
Table 5. Thermal Resistance
PGND4 to Ground −0.3 V to +0.3 V
Package Type θJA θJC Unit
BST1 to SW1 −0.3 V to +6.5 V 48-Lead LFCSP 28.4 10.1 °C/W BST2 to SW2 −0.3 V to +6.5 V BST3 to SW3 −0.3 V to +6.5 V
ESD CAUTION
BST4 to SW4 −0.3 V to +6.5 V DL1 to PGND −0.3 V to +6.5 V DL2 to PGND −0.3 V to +6.5 V CFG12, CFG34 to Ground −0.3 V to +6.5 V EN1, EN2, EN3, EN4 to Ground −0.3 V to +6.5 V VREG to Ground −0.3 V to +6.5 V SYNC/MODE to Ground −0.3 V to +6.5 V RT to Ground −0.3 V to +3.6 V PWRGD to Ground −0.3 V to +6.5 V FB1, FB2, FB3, FB4 to Ground 2 −0.3 V to +3.6 V COMP1, COMP2, COMP3, COMP4 to Ground −0.3 V to +3.6 V Storage Temperate Range −65°C to +150°C Operational Junction Temperature Range −40°C to +125°C 1 The exposed pad is the analog ground for the ADP5054. See Table 6. 2 The rating for the FB1, FB2, FB3, and FB4 pins applies to the adjustable output voltage models of the ADP5054. Rev. E | Page 8 of 31 Document Outline Features Applications Typical Application Circuit General Description Revision History Detailed Functional Block Diagram Specifications Buck Regulator Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Buck Regulator Operational Modes PWM Mode PSM Mode Forced PWM and Automatic PWM/PSM Modes Adjustable and Fixed Output Voltage Internal Regulators (VREG and VDD) Separate Supply Applications Low-Side Device Selection Bootstrap Circuitry Active Output Discharge Switch Precision Enabling Oscillator Phase Shift Synchronization Input/Output Soft Start Parallel Operation Startup with Precharged Output Current-Limit Protection Frequency Foldback Pulse Skip in Maximum Duty Short-Circuit Protection (SCP) Latch-Off Protection Short-Circuit Latch-Off Mode Undervoltage Lockout (UVLO) Power-Good Function Thermal Shutdown Applications Information ADIsimPower Design Tool Programming the Output Voltage Voltage Conversion Limitations Current-Limit Setting Soft Start Setting Inductor Selection Output Capacitor Selection Input Capacitor Selection Low-Side Power Device Selection Programming the UVLO Input Compensation Components Design Power Dissipation Buck Regulator Power Dissipation Power Switch Conduction Loss (PCOND) Switching Loss (PSW) Transition Loss (PTRAN) Thermal Shutdown Junction Temperature Design Examples Setting the Switching Frequency Setting the Output Voltage Setting the Current Limit Selecting the Inductor Selecting the Output Capacitor Selecting the Low-Side MOSFET Designing the Compensation Network Selecting the Soft Start Time Selecting the Input Capacitor Printed Circuit Board Layout Recommendations Typical Application Circuit Factory Default Options Outline Dimensions Ordering Guide