Datasheet ADP5020 (Analog Devices) - 2

制造商Analog Devices
描述Power Management Unit for Imaging Modules
页数 / 页28 / 2 — ADP5020. TABLE OF CONTENTS. REVISION HISTORY. 4/09—Revision 0: Initial …
修订版A
文件格式/大小PDF / 1.1 Mb
文件语言英语

ADP5020. TABLE OF CONTENTS. REVISION HISTORY. 4/09—Revision 0: Initial Version

ADP5020 TABLE OF CONTENTS REVISION HISTORY 4/09—Revision 0: Initial Version

该数据表的模型线

文件文字版本

link to page 1 link to page 1 link to page 1 link to page 1 link to page 2 link to page 3 link to page 4 link to page 5 link to page 5 link to page 6 link to page 6 link to page 7 link to page 7 link to page 7 link to page 8 link to page 8 link to page 8 link to page 9 link to page 10 link to page 13 link to page 13 link to page 13 link to page 13 link to page 13 link to page 13 link to page 13 link to page 13 link to page 13 link to page 13 link to page 14 link to page 14 link to page 14 link to page 14 link to page 17 link to page 17 link to page 17 link to page 19 link to page 19 link to page 19 link to page 20 link to page 21 link to page 21 link to page 21 link to page 21 link to page 22 link to page 23 link to page 23 link to page 24 link to page 24 link to page 25 link to page 25
ADP5020 TABLE OF CONTENTS
Features .. 1  Undervoltage Lockout ... 13  Applications ... 1  Thermal Shutdown .. 13  Typical Applications Circuit .. 1  Control Registers .. 14  General Description ... 1  Device Address ... 14  Revision History ... 2  Register Map ... 14  Functional Block Diagram .. 3  Register Descriptions ... 14  Specifications ... 4  Power-Up/Power-Down Sequence ... 17  Switching Specifications .. 5  Sequencer .. 17  DC-to-DC Conversion Specifications, Buck 1 Regulator ... 5  Default Power-On Sequence with EN Pin .. 17  DC-to-DC Conversion Specifications, Buck 2 Regulator ... 6  Power-On Sequence Using the I2C Interface .. 19  VOUT3 Specifications, Low Dropout (LDO) Regulator .. 6  Power-Up/Power-Down State Flow ... 20  I2C Timing Specifications .. 7  Applications Information .. 21  Absolute Maximum Ratings .. 8  Power Good Status ... 21  Thermal Resistance .. 8  XSHTDN Logic .. 21  ESD Caution .. 8  Components Selection ... 21  Pin Configuration and Function Descriptions ... 9  LDO Input Filter ... 22  Typical Performance Characteristics ... 10  Layout Recommendations ... 23  Theory of Operation .. 13  Applications Schematic ... 23  Circuit Operation ... 13  PCB Board Layout Recommendations .. 24  Internal Compensation .. 13  External Component List .. 24  Current Limiting and Short-Circuit Protection ... 13  Outline Dimensions ... 25  Synchronization .. 13  Ordering Guide .. 25  I2C Interface .. 13 
REVISION HISTORY 4/09—Revision 0: Initial Version
Rev. 0 | Page 2 of 28 Document Outline FEATURES APPLICATIONS TYPICAL APPLICATIONS CIRCUIT GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS SWITCHING SPECIFICATIONS DC-TO-DC CONVERSION SPECIFICATIONS, BUCK 1 REGULATOR DC-TO-DC CONVERSION SPECIFICATIONS, BUCK 2 REGULATOR VOUT3 SPECIFICATIONS, LOW DROPOUT (LDO) REGULATOR I2C TIMING SPECIFICATIONS Timing Diagram ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE Thermal Data ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION CIRCUIT OPERATION INTERNAL COMPENSATION CURRENT LIMITING AND SHORT-CIRCUIT PROTECTION SYNCHRONIZATION I2C INTERFACE UNDERVOLTAGE LOCKOUT THERMAL SHUTDOWN CONTROL REGISTERS DEVICE ADDRESS REGISTER MAP REGISTER DESCRIPTIONS User Accessible Registers POWER-UP/POWER-DOWN SEQUENCE SEQUENCER DEFAULT POWER-ON SEQUENCE WITH EN PIN Activation Waveforms POWER-ON SEQUENCE USING THE I2C INTERFACE POWER-UP/POWER-DOWN STATE FLOW APPLICATIONS INFORMATION POWER GOOD STATUS XSHTDN LOGIC COMPONENTS SELECTION Buck Inductor Input Capacitor Selection Output Capacitor Selection LDO INPUT FILTER LAYOUT RECOMMENDATIONS APPLICATIONS SCHEMATIC PCB BOARD LAYOUT RECOMMENDATIONS EXTERNAL COMPONENT LIST OUTLINE DIMENSIONS ORDERING GUIDE