Datasheet ADSP-BF522C, ADSP-BF523C, ADSP-BF524C, ADSP-BF525C, ADSP-BF526C, ADSP-BF527C (Analog Devices) - 2

制造商Analog Devices
描述Blackfin Embedded Processor with Codec
页数 / 页36 / 2 — REVISION HISTORY. 3/10—Rev. 0 to Rev. A
修订版A
文件格式/大小PDF / 1.1 Mb
文件语言英语

REVISION HISTORY. 3/10—Rev. 0 to Rev. A

REVISION HISTORY 3/10—Rev 0 to Rev A

该数据表的模型线

文件文字版本

link to page 1 link to page 1 link to page 1 link to page 2 link to page 2 link to page 3 link to page 3 link to page 4 link to page 4 link to page 4 link to page 4 link to page 5 link to page 5 link to page 6 link to page 8 link to page 8 link to page 8 link to page 11 link to page 12 link to page 15 link to page 16 link to page 21 link to page 21 link to page 21 link to page 23 link to page 23 link to page 23 link to page 24 link to page 25 link to page 25 link to page 26 link to page 27 link to page 28 link to page 29 link to page 30 link to page 30 link to page 31 link to page 32 link to page 35 link to page 36 link to page 13 link to page 14 link to page 30 link to page 36 ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C TABLE OF CONTENTS Processor Features ... 1 Specifications .. 21 Embedded Codec Features ... 1 Operating Conditions ... 21 Peripherals ... 1 Codec Electrical Characteristics .. 21 Table of Contents ... 2 Absolute Maximum Ratings ... 23 Revision History .. 2 ESD Sensitivity ... 23 General Description ... 3 Package Information .. 23 Codec Description .. 3 Power Consumption .. 24 ADC and DAC ... 4 Timing Specifications ... 25 ADC High-Pass and DAC De-Emphasis Filters .. 4 TWI Timing ... 25 Analog Audio Interfaces ... 4 SPI Timing ... 26 Stereo Line and Monaural Microphone Inputs .. 4 Digital Audio Interface Slave Mode Timing .. 27 Bypass and Sidetone Paths to Output .. 5 Digital Audio Interface Master Mode Timing .. 28 Line and Headphone Outputs ... 5 System Clock Timing .. 29 Digital Audio Interface ... 6 Digital Filter Characteristics .. 30 Recording Mode .. 8 Converter Filter Response ... 30 Playback Mode .. 8 Digital De-Emphasis .. 31 Digital Audio Data Sampling Rate .. 8 289-Ball CSP_BGA Ball Assignment .. 32 Software Control Interface .. 11 Outline Dimensions .. 35 Codec Pin Descriptions ... 12 Ordering Guide ... 36 Register Details ... 15 Bit Descriptions .. 16
REVISION HISTORY 3/10—Rev. 0 to Rev. A
Revised the following figures. Recommended Application Circuit Using SPI Control .. 13 Recommended Application Circuit Using TWI Control .. 14 Added Sampling Rate = 48 kHz to all figures in Converter Filter Response .. 30 Revised Ordering Guide .. 36 Rev. A | Page 2 of 36 | March 2010 Document Outline Blackfin Embedded Processor with Codec Processor Features Embedded Codec Features Peripherals Table of Contents Revision History General Description Codec Description ADC and DAC ADC High-Pass and DAC De-Emphasis Filters Analog Audio Interfaces Stereo Line and Monaural Microphone Inputs Bypass and Sidetone Paths to Output Line and Headphone Outputs Digital Audio Interface Recording Mode Playback Mode Digital Audio Data Sampling Rate Normal Mode USB Mode Software Control Interface Codec Pin Descriptions Register Details Bit Descriptions Specifications Operating Conditions Codec Electrical Characteristics Absolute Maximum Ratings ESD Sensitivity Package Information Power Consumption Timing Specifications TWI Timing SPI Timing Digital Audio Interface Slave Mode Timing Digital Audio Interface Master Mode Timing System Clock Timing Digital Filter Characteristics Converter Filter Response Digital De-Emphasis 289-Ball CSP_BGA Ball Assignment Outline Dimensions Ordering Guide