Datasheet ADSP-BF539, ADSP-BF539F (Analog Devices) - 4

link to page 4
ADSP-BF539/ ADSP-BF539F BLACKFIN PROCESSOR CORE
The compute register file contains eight 32-bit registers. When performing compute operations on 16-bit operand data, the As shown in Figure 2, the Blackfin processor core contains two register file operates as 16 independent 16-bit registers. All 16-bit multipliers, two 40-bit accumulators, two 40-bit ALUs, operands for compute operations come from the multiported four video ALUs, and a 40-bit shifter. The computation units register file and instruction constant fields. process 8-bit, 16-bit, or 32-bit data from the register file.
ADDRESS ARITHMETIC UNIT SP I3 L3 B3 M3 FP I2 L2 B2 M2 P5 I1 L1 B1 M1 DAG1 P4 I0 L0 B0 M0 P3 DAG0 P2 DA1 32 P1 DA0 32 P0 Y 32 32 PREG RAB MEMOR O T SD 32 LD1 32 ASTAT 32 LD0 32 32 SEQUENCER R7.H R7.L R6.H R6.L R5.H R5.L ALIGN 16 16 R4.H R4.L 8 8 8 8 R3.H R3.L DECODE R2.H R2.L R1.H R1.L BARREL R0.H R0.L SHIFTER 40 40 LOOP BUFFER 40 40 A0 A1 CONTROL UNIT 32 32 DATA ARITHMETIC UNIT
Figure 2. Blackfin Processor Core Each MAC can perform a 16-bit by 16-bit multiply in each For certain instructions, two 16-bit ALU operations can be per- cycle, accumulating the results into the 40-bit accumulators. formed simultaneously on register pairs (a 16-bit high half and Signed and unsigned formats, rounding, and saturation are 16-bit low half of a compute register). By also using the second supported. ALU, quad 16-bit operations are possible. The ALUs perform a traditional set of arithmetic and logical The 40-bit shifter can perform shifts and rotates and is used to operations on 16-bit or 32-bit data. In addition, many special support normalization, field extract, and field deposit instructions are included to accelerate various signal processing instructions. tasks. These include bit operations such as field extract and pop- The program sequencer controls the flow of instruction execu- ulation count, modulo 232 multiply, divide primitives, saturation tion, including instruction alignment and decoding. For and rounding, and sign/exponent detection. The set of video program flow control, the sequencer supports PC relative and instructions include byte alignment and packing operations indirect conditional jumps (with static branch prediction), and 16-bit and 8-bit adds with clipping, 8-bit average operations, subroutine calls. Hardware is provided to support zero over- and 8-bit subtract/absolute value/accumulate (SAA) opera- head looping. The architecture is fully interlocked, meaning that tions. Also provided are the compare/select and vector search the programmer need not manage the pipeline when executing instructions. instructions with data dependencies. Rev. F | Page 4 of 60 | October 2013 Document Outline Blackfin Embedded Processor Features Memory Peripherals Table Of Contents Revision History General Description Low Power Architecture System Integration ADSP-BF539/ADSP-BF539F Processor Peripherals Blackfin Processor Core Memory Architecture Internal (On-Chip) Memory External (Off-Chip) Memory Flash Memory (ADSP-BF539F Only) Flash Memory Programming Flash Memory Sector Protection I/O Memory Space Booting Event Handling Core Event Controller (CEC) System Interrupt Controller (SIC) Event Control DMA Controllers Real-Time Clock Watchdog Timer Timers Serial Ports (SPORTs) Serial Peripheral Interface (SPI) Ports 2-Wire Interface UART Ports Programmable I/O Pins Programmable Flags (GPIO Port F) General-Purpose I/O Ports C, D, and E Parallel Peripheral Interface General-Purpose Mode Descriptions Input Mode Frame Capture Mode Output Mode ITU-R 656 Mode Descriptions Active Video Only Mode Vertical Blanking Interval Mode Entire Field Mode Controller Area Network (CAN) Interface Media Transceiver MAC layer (MXVR) Dynamic Power Management Full-On Operating Mode—Maximum Performance Active Operating Mode—Moderate Dynamic Power Savings Sleep Operating Mode—High Dynamic Power Savings Deep Sleep Operating Mode—Maximum Dynamic Power Savings Hibernate State—Maximum Static Power Savings Power Savings Voltage Regulation Clock Signals Booting Modes Instruction Set Description Development Tools Integrated Development Environments (IDEs) EZ-KIT Lite Evaluation Board EZ-KIT Lite Evaluation Kits Software Add-Ins for CrossCore Embedded Studio Board Support Packages for Evaluation Hardware Middleware Packages Algorithmic Modules Designing an Emulator-Compatible DSP Board (Target) Example Connections and Layout Considerations MXVR Board Layout Guidelines Voltage Regulator Layout Guidelines Additional Information Related Signal Chains Pin Descriptions Specifications Operating Conditions Electrical Characteristics Absolute Maximum Ratings ESD Sensitivity Package Information Timing Specifications Clock and Reset Timing Asynchronous Memory Read Cycle Timing Asynchronous Memory Write Cycle Timing SDRAM Interface Timing External Port Bus Request and Grant Cycle Timing Parallel Peripheral Interface Timing Serial Ports Timing Serial Peripheral Interface Ports—Master Timing Serial Peripheral Interface Ports—Slave Timing General-Purpose Port Timing Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing MXVR Timing Timer Clock Timing Timer Cycle Timing JTAG Test and Emulation Port Timing Output Drive Currents Test Conditions Output Enable Time Measurement Output Disable Time Measurement Example System Hold Time Calculation Capacitive Loading Thermal Characteristics 316-Ball CSP_BGA Ball Assignment Outline Dimensions Surface-Mount Design Ordering Guide