Datasheet AD8432 (Analog Devices) - 6
| 制造商 | Analog Devices |
| 描述 | Dual-Channel Ultralow Noise Amplifier with Selectable Gain and Input Impedance |
| 页数 / 页 | 32 / 6 — AD8432. Data Sheet. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. INH1 1. … |
| 修订版 | D |
| 文件格式/大小 | PDF / 892 Kb |
| 文件语言 | 英语 |
AD8432. Data Sheet. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. INH1 1. 18 GOL1. INL1 2. 17 OPL1. IND1 3. 16 COM1. TOP VIEW. COMM 4. 15 COM2
该数据表的模型线
文件文字版本
AD8432 Data Sheet PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 1 1 1 1 1 B S H H H L N P P O M M E V O G G G 4 3 2 1 0 2 2 2 2 9 2 1 INH1 1 18 GOL1 INL1 2 17 OPL1 IND1 3 AD8432 16 COM1 TOP VIEW COMM 4 15 COM2 (Not to Scale) INL2 5 14 OPL2 INH2 6 13 GOL2 7 8 9 01 11 21 2 2 2 2 2 2 D S H H H L N P P M I V O M O G G G
2
NOTES
00 1-
1. EXPOSED PAD MUST BE CONNECTED
34
TO GROUND.
08 Figure 2. Pin Configuration
Table 4. Pin Function Descriptions Pin No. Mnemonic Description
1 INH1 LNA1 Noninverting Input. 2 INL1 LNA1 Inverting Input (AC-Coupled to Ground). 3, 7 IND1, IND2 Integrated Input Clamping Back-to-Back Diodes. 4 COMM Input Ground. 5 INL2 LNA2 Inverting Input (AC-Coupled to Ground). 6 INH2 LNA2 Noninverting Input. 8 VPS2 5 V Supply. 9 OPH2 Noninverting Output of LNA2. 10 GOH2 Gain Setting Pin for LNA2. 11 GMH2 Gain Setting Pin for LNA2. 12 GML2 Gain Setting Pin for LNA2. 13 GOL2 Gain Setting Pin for LNA2. 14 OPL2 Inverting Output of LNA2. 15 COM2 LNA2 Output Ground. 16 COM1 LNA1 Output Ground. 17 OPL1 Inverting Output of LNA1. 18 GOL1 Gain Setting Pin for LNA1. 19 GML1 Gain Setting Pin for LNA1. 20 GMH1 Gain Setting Pin for LNA1. 21 GOH1 Gain Setting Pin for LNA1. 22 OPH1 Noninverting Output of LNA1. 23 VPS1 5 V Supply. 24 ENB Enable. EPAD Exposed pad must be connected to ground. Rev. D | Page 6 of 32 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE MAXIMUM POWER DISSIPATION ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS THEORY OF OPERATION LOW NOISE AMPLIFIER (LNA) GAIN SETTING TECHNIQUE ACTIVE INPUT RESISTANCE MATCHING APPLICATIONS INFORMATION TYPICAL SETUP I/Q DEMODULATION FRONT END DIFFERENTIAL-TO-SINGLE-ENDED CONVERSION EVALUATION BOARD CONNECTION AND OPERATION Power Supply Input Termination Setting the Amplifier Gain Output SCHEMATIC OUTLINE DIMENSIONS ORDERING GUIDE NOTES NOTES NOTES
2
NOTES
00 1-
1. EXPOSED PAD MUST BE CONNECTED
34
TO GROUND.
08 Figure 2. Pin Configuration
Table 4. Pin Function Descriptions Pin No. Mnemonic Description
1 INH1 LNA1 Noninverting Input. 2 INL1 LNA1 Inverting Input (AC-Coupled to Ground). 3, 7 IND1, IND2 Integrated Input Clamping Back-to-Back Diodes. 4 COMM Input Ground. 5 INL2 LNA2 Inverting Input (AC-Coupled to Ground). 6 INH2 LNA2 Noninverting Input. 8 VPS2 5 V Supply. 9 OPH2 Noninverting Output of LNA2. 10 GOH2 Gain Setting Pin for LNA2. 11 GMH2 Gain Setting Pin for LNA2. 12 GML2 Gain Setting Pin for LNA2. 13 GOL2 Gain Setting Pin for LNA2. 14 OPL2 Inverting Output of LNA2. 15 COM2 LNA2 Output Ground. 16 COM1 LNA1 Output Ground. 17 OPL1 Inverting Output of LNA1. 18 GOL1 Gain Setting Pin for LNA1. 19 GML1 Gain Setting Pin for LNA1. 20 GMH1 Gain Setting Pin for LNA1. 21 GOH1 Gain Setting Pin for LNA1. 22 OPH1 Noninverting Output of LNA1. 23 VPS1 5 V Supply. 24 ENB Enable. EPAD Exposed pad must be connected to ground. Rev. D | Page 6 of 32 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE MAXIMUM POWER DISSIPATION ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS THEORY OF OPERATION LOW NOISE AMPLIFIER (LNA) GAIN SETTING TECHNIQUE ACTIVE INPUT RESISTANCE MATCHING APPLICATIONS INFORMATION TYPICAL SETUP I/Q DEMODULATION FRONT END DIFFERENTIAL-TO-SINGLE-ENDED CONVERSION EVALUATION BOARD CONNECTION AND OPERATION Power Supply Input Termination Setting the Amplifier Gain Output SCHEMATIC OUTLINE DIMENSIONS ORDERING GUIDE NOTES NOTES NOTES