Datasheet KSZ8862-16M, KSZ8862-32M (Microchip) - 4
| 制造商 | Microchip |
| 描述 | Two-Port Ethernet Switch with Non-PCI Interface and Fiber Support |
| 页数 / 页 | 126 / 4 — KSZ8862-16M/-32M. Table of Contents |
| 文件格式/大小 | PDF / 2.8 Mb |
| 文件语言 | 英语 |
KSZ8862-16M/-32M. Table of Contents
该数据表的模型线
文件文字版本
link to page 5 link to page 6 link to page 18 link to page 41 link to page 106 link to page 107 link to page 108 link to page 119 link to page 120 link to page 122 link to page 123 link to page 123 link to page 123 link to page 124
KSZ8862-16M/-32M Table of Contents
1.0 Introduction ... 5 2.0 Pin Description and Configuration ... 6 3.0 Functional Description ... 18 4.0 Register Descriptions .. 41 5.0 Operational Characteristics ... 106 6.0 Electrical Characteristics ... 107 7.0 Timing Specifications .. 108 8.0 Selection of Isolation Transformers ... 119 9.0 Package Outline .. 120 Appendix A: Data Sheet Revision History ... 122 The Microchip Web Site .. 123 Customer Change Notification Service ... 123 Customer Support ... 123 Product Identification System .. 124 DS00003324A-page 4 2020 Microchip Technology Inc. Document Outline 1.0 Introduction 1.1 General Description 2.0 Pin Description and Configuration 3.0 Functional Description 3.1 Functional Overview: Physical Layer Transceiver 3.2 Functional Overview: MAC and Switch 3.3 Bus Interface Unit (BIU) 3.4 Queue Management Unit (QMU) 3.5 Advanced Switch Functions 3.6 IEEE 802.1Q VLAN Support 3.7 QoS Priority Support 3.8 Rate-Limiting Support 3.9 Loopback Support 4.0 Register Descriptions 4.1 CPU Interface I/O Registers 4.2 Register Map: MAC and PHY 4.3 Type-of-Service (TOS) Priority Control Registers 4.4 Management Information Base (MIB) Counters 4.5 Static MAC Address Table 4.6 Dynamic MAC Address Table 4.7 VLAN Table 5.0 Operational Characteristics 5.1 Absolute Maximum Ratings* 5.2 Operating Ratings** 6.0 Electrical Characteristics 7.0 Timing Specifications 7.1 Asynchronous Timing without using Address Strobe (ADSN = 0) 7.2 Asynchronous Timing using Address Strobe (ADSN) 7.3 Asynchronous Timing using DATACSN 7.4 Address Latching Timing for All Modes 7.5 Synchronous Timing in Burst Write (VLBUSN = 1) 7.6 Synchronous Timing in Burst Read (VLBUSN = 1) 7.7 Synchronous Write Timing (VLBUSN = 0) 7.8 Synchronous Read Timing (VLBUSN = 0) 7.9 Auto-Negotiation Timing 7.10 Reset Timing 7.11 EEPROM Timing 8.0 Selection of Isolation Transformers 9.0 Package Outline 9.1 Package Marking Information Appendix A: Data Sheet Revision History The Microchip Website Customer Change Notification Service Customer Support Product Identification System Worldwide Sales and Service
KSZ8862-16M/-32M Table of Contents
1.0 Introduction ... 5 2.0 Pin Description and Configuration ... 6 3.0 Functional Description ... 18 4.0 Register Descriptions .. 41 5.0 Operational Characteristics ... 106 6.0 Electrical Characteristics ... 107 7.0 Timing Specifications .. 108 8.0 Selection of Isolation Transformers ... 119 9.0 Package Outline .. 120 Appendix A: Data Sheet Revision History ... 122 The Microchip Web Site .. 123 Customer Change Notification Service ... 123 Customer Support ... 123 Product Identification System .. 124 DS00003324A-page 4 2020 Microchip Technology Inc. Document Outline 1.0 Introduction 1.1 General Description 2.0 Pin Description and Configuration 3.0 Functional Description 3.1 Functional Overview: Physical Layer Transceiver 3.2 Functional Overview: MAC and Switch 3.3 Bus Interface Unit (BIU) 3.4 Queue Management Unit (QMU) 3.5 Advanced Switch Functions 3.6 IEEE 802.1Q VLAN Support 3.7 QoS Priority Support 3.8 Rate-Limiting Support 3.9 Loopback Support 4.0 Register Descriptions 4.1 CPU Interface I/O Registers 4.2 Register Map: MAC and PHY 4.3 Type-of-Service (TOS) Priority Control Registers 4.4 Management Information Base (MIB) Counters 4.5 Static MAC Address Table 4.6 Dynamic MAC Address Table 4.7 VLAN Table 5.0 Operational Characteristics 5.1 Absolute Maximum Ratings* 5.2 Operating Ratings** 6.0 Electrical Characteristics 7.0 Timing Specifications 7.1 Asynchronous Timing without using Address Strobe (ADSN = 0) 7.2 Asynchronous Timing using Address Strobe (ADSN) 7.3 Asynchronous Timing using DATACSN 7.4 Address Latching Timing for All Modes 7.5 Synchronous Timing in Burst Write (VLBUSN = 1) 7.6 Synchronous Timing in Burst Read (VLBUSN = 1) 7.7 Synchronous Write Timing (VLBUSN = 0) 7.8 Synchronous Read Timing (VLBUSN = 0) 7.9 Auto-Negotiation Timing 7.10 Reset Timing 7.11 EEPROM Timing 8.0 Selection of Isolation Transformers 9.0 Package Outline 9.1 Package Marking Information Appendix A: Data Sheet Revision History The Microchip Website Customer Change Notification Service Customer Support Product Identification System Worldwide Sales and Service