Datasheet ADGS1208, ADGS1209 (Analog Devices) - 3

link to page 18 link to page 18 link to page 18 link to page 18 link to page 20 link to page 20 link to page 20
Data Sheet ADGS1208/ ADGS1209 SPECIFICATIONS ±15 V DUAL SUPPLY
VDD = 15 V ± 10%, VSS = −15 V ± 10%, VL = 2.7 V to 5.5 V, and GND = 0 V, unless otherwise noted.
Table 1. Parameter +25°C −40°C to +85°C −40°C to +125°C Unit Test Conditions/Comments
ANALOG SWITCH Analog Signal Range VDD to VSS V On Resistance, RON 150 Ω typ VS = ±10 V, IS = −1 mA, see Figure 39 200 240 270 Ω max VDD = +13.5 V, VSS = −13.5 V On Resistance Match Between 3.5 Ω typ VS = ±10 V, IS = −1 mA Channels, ∆RON 6 10 12 Ω max On Resistance Flatness, RFLAT (ON) 35 Ω typ VS = ±10 V, IS = −1 mA 64 76 83 Ω max LEAKAGE CURRENTS VDD = +16.5 V, VSS = −16.5 V Source Off Leakage, IS (Off) ±0.003 nA typ VS = ±10 V, VD =  10 V, see Figure 36 ±0.1 ±0.6 ±1.0 nA max Drain Off Leakage, ID (Off) ±0.003 nA typ VS = ±10 V, VD =  10 V, see Figure 36 ±0.1 ±0.6 ±1.0 nA max Channel On Leakage, ID (On), IS (On) ±0.02 nA typ VS = VD = ±10 V, see Figure 32 ±0.3 ±0.6 ±1.0 nA max DIGITAL OUTPUTS SDO Output Voltage Low, VOL 0.4 V max Sink current (ISINK) = 5 mA 0.2 V max ISINK = 1 mA High Impedance Leakage Current 0.001 µA typ Output voltage (VOUT) = VGND or VL ±0.1 µA max High Impedance Output 4 pF typ Capacitance GPOx Output Voltage High, VOH VL − 0.2 V V min ISOURCE = 100 µA Low, VOL 0.2 V max ISINK = 100 µA Timing tON 95 ns typ CL = 15 pF, see Figure 44 115 115 115 ns max tOFF 15 ns typ CL = 15 pF, see Figure 44 20 25 25 ns max Break-Before-Make Time Delay, tD 50 ns typ CL = 15 pF, see Figure 45 35 ns min Rev. 0 | Page 3 of 33 Document Outline Features Applications General Description Functional Block Diagrams Product Highlights Revision History Specifications ±15 V Dual Supply 12 V Single Supply Continuous Current per Channel, Sx or Dx Timing Characteristics Timing Diagrams Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Test Circuits Terminology Theory of Operation Address Mode Error Detection Features Cyclic Redundancy Check (CRC) Error Detection SCLK Count Error Detection Invalid Read/Write Address Error Detection Clearing the Error Flags Register Burst Mode Software Reset Daisy-Chain Mode Power-On Reset Round Robin Mode General-Purpose Outputs Applications Information Digital Input Buffers Settling Time Power Supply Rails Power Supply Recommendations Register Summaries Register Details Switch Data Register Error Configuration Register Error Flags Register Burst Enable Register Round Robin Enable Register Round Robin Channel Configuration Register CNV Edge Select Register Software Reset Register Outline Dimensions Ordering Guide